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Abstract 
Switched-capacitor (SC) converters have gained more interest due to their high 
power density and appropriateness for small circuit integration. Building a SC DC-to-DC 
converter with only capacitors and switches is the main reason to seek a higher power 
density achievement. However, the SC converters suffer dominant losses related to their 
capacitors and switches. These losses can be determined and optimized by calculating the 
converter’s output impedance in its two asymptotic limits.  
We proposed a high voltage gain and a very low output impedance power switched-
capacitor converter (PSC) with a lower number of components compared to other step-up 
switched-capacitor topologies. The high output efficiency and the higher power density 
are two fundamental aspects of the PSC converter.    
We can eliminate the current transient by applying the soft-charging technique that 
results  a higher power density and a higher efficiency in PSC. The soft-charging 
operation is more preferable to the soft-switching technique (resonant operation) since it 
does not require any auxiliary components. Furthermore, soft-charging helps to resize 
capacitors and reduce the switching frequency of the PSC converter.  
Furthermore, a split-phase control design is proposed to achieve the complete soft-
charging operation in a PSC. The control diagram was designed for a 1-to-4 PSC (two 
 iii 
levels of the PSC) which controls eight switches to exhibit eight modes of operation. The 
complete soft-charging accomplishes a 96% efficiency due to the lower output impedance 
and the dead time switching. LT-spice software has been used to verify the proposed 
control, and the results were compared with hard-charging and incomplete soft-charging 
operations. 
In this research, we also proposed a two-level power switched-capacitor boost 
converter (PSC-boost) for a high voltage gain application by integrating a PSC converter 
and a conventional boost converter. The PSC switched-capacitors and the conventional 
boost converter are respectively cascaded as a primary and a secondary side of the proposed 
converter. Without alerting of the secondary side (conventional boost), the conversion ratio 
can be increased by adding more switched-capacitors cells. The proposed converter 
similarly acts as an MBC; however, it can maintain the rated voltage gain at a higher duty 
cycle. Unlike the MBC converter, the simulated voltage gain is closer to the calculated 
voltage gain for PSC-boost converter. In addition to the switched-capacitors insertion, a 
switched inductor model is used instead of the single inductor in the traditional boost 
converter. Five switches, five capacitors, seven diodes, and three inductors are used to build 
a PSC-boost switched-inductor converter. The PSC-boost converter accomplishes 94% 
efficiency which a higher rated power.   
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CHAPTER ONE: INTRODUCTION 
DC-to-DC converters are commonly designed with magnetic elements for energy 
storing purposes. Designing a DC-to-DC converter with magnetic components such as an 
inductor leads to low power density due to the inductor bulky size. An increase in the power 
density of DC-to-DC converters requires a higher switching frequency (𝑓𝑠𝑤) since the 
inductor size is inversely proportionate to the switching frequency [1-3]. Increasing the 𝑓𝑠𝑤 
can solve the problem partially; however, it will cause a switching loss produced by 
semiconductor elements. A growth in switching loss is conversely proportional to the 
converter efficiency [4][5]. High power density and high efficiency are two significant 
requirements for designing a DC-to-DC converter functional for tiny electronic circuit 
integration such as in battery electric vehicles (EV).  
To satisfy these desires, the DC-to-DC switched-capacitors (SC) converters are 
widespread for EV. Because the DC-to-DC SC converters contain only capacitors and 
switches, they have a high-power density. The DC-to-DC SC converters come in many 
topologies such as, series to parallel [6-10], Dickson [11, 12], Fibonacci [13], ladder [14], 
and Voltage Doubler [15-20] where some of those are presented in Figure 1.1. Charging 
and discharging the capacitors allow the electric charge to flow from the input to the output 
to accomplish voltage regulation by alternating the switches’ states. In addition to the high-
power density, the SC converters tend to maintain the efficiency at a high voltage gain. 
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Because of their numerous topologies, analysis of the SC converters has been considered 
a challenging task. Several work tried to find a way to study and analyze the SC converters, 
such as [21-24]. Where in this work, the analysis in [5][25-26] has been applied. Two 
operation states occur in most types of SC converter, which are charging and discharging 
modes. The duty cycle of each mode is 50%. The DC-to-DC SC converter is simply a 
converter excluding inductor that operates to step up/down the voltage by changing the 
capacitor’s terminals at high switching frequencies (𝑓𝑠𝑤). In the SC each capacitor terminal 
is connected to a number of switches, some of which operate in first mode while others 
work in the second mode. Changing the capacitor’s connections to these two switches’ 
operations allows electric charge 𝑞 to flow in two different tracks, either to or from the 
capacitors. Raising power density using such a converter with only two types of 
components (switches and capacitors) is the main advantage of the SC converters. 
Moreover, SC converters have limited issues with electromagnetic interference because of 
the elimination of magnetic components such as the inductor. The number of capacitors 
and switches are selected regarding the conversion ratio and converter topology.   
The total charge of the charging mode is assumed to equal the total charge in the 
discharging mode [5]. By studying and analyzing the charge flow, the SC converter voltage 
gain, the slow switching limit (SSL), and the fast switching limit (FSL) can be obtained. 
The output impedance at the SSL limit is proportional to the switching frequency and the 
capacitors’ sizes while the output impedance at the FSL limit depends on the switches  
resistance 𝑅𝑑𝑠_𝑜𝑛 [24]. Finding these two limits (SSL and FSL) helps to optimize the output 
impedance of the SC converter, and thus it would implement the efficiency. The desired 
value of the SSL limit is the intersection with the FSL limit asymptote as in Figure 1.2.  
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Figure 1.1: Three step-up SC converter topologies (a) 1-to-4 Dickson (b) 1-to-4 ladder (c) 
1-to-4 series-parallel  
 
However, the SC converters are not ideal or without drawbacks. For instance, 
providing a higher voltage gain is unlikely to be achieved with SC converters. Furthermore, 
the SC converters cannot normalize the output voltage in a lossless approach due to the 
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𝑅𝑑𝑠_𝑜𝑛 resistors. In this work, a switched-capacitors converter is proposed to step-up a DC-
to-DC voltage [27][28]. The proposed SC converter is referred as a power switched 
capacitors (PSC) converter.  As compared to other SC step up topologies the PSC provides 
a higher gain voltage at a smaller number of elements as in Figure 1.3 
 
Figure 1.2:  Output impedance of a typical SC converter 
 
 
Figure 1.3: A comparison of four SC converter topologies including the proposed PSC in 
the number of switches and capacitors.  
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 The PSC converter has a gain voltage of  𝑉𝑜𝑢𝑡 = 2
𝑛𝑉𝑖𝑛 where 𝑛 is the number of 
stages. Each added stage requires two additional capacitors and four more switches [28]. 
Unlike the other SC converters’ topologies, the number of operation modes increase with 
the number of levels. Each level of the PSC converter has two operation modes. For 
instance, the 1-to-4 PSC converter (two-levels) as in Figure 1 operates in four operation 
modes, where three levels operate in six operation modes. To achieve a superior efficiency 
, it is recommended that SC converters are designed with resonant soft-switching 
techniques. However, designing resonant SC converters requires additional components 
and hence a reduction in the power density is possible In addition to that, soft-switching 
techniques require a higher switching frequency to achieve the magnetic elements 
reduction [29–41].      
The work in [42–46] proposed an alternative way of soft switching which is called 
a soft-charging operation. The soft-charging can be defined as a study of the voltage change 
across any capacitor’s terminals in the circuit to reduce its size requirement and locate the 
potential charge flow. In [42-46], the soft-charging technique was applied to a 4-to-1 
Dickson SC  converter. The main advantage of applying the soft-charging technique 
instead of soft-switching is it is not essential to add more components to optimize the 
overall efficiency; however, optimizing the efficiency can be done by resizing the 
capacitors and reducing the output impedance [45]. In addition to that, the soft-charging 
operation helps to eliminate the current transient and voltage mismatch between any two 
parallel capacitors. In conventional operation (hard-charging), there are two ways to reduce 
the current transient, either by large capacitors selection or a higher 𝑓𝑠𝑤. However, these 
two implementations reduce the power density and the fundamental efficiency 
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respectively. To overcome the current transient issue, the complete soft-charging 
techniques are proposed to achieve that with a lower 𝑓𝑠𝑤 and smaller capacitors [42]. 
Resizing the capacitors in soft-charging techniques can be done theoretically by analyzing 
the voltage change and charge flow for each capacitor. In addition to resizing the 
capacitors, the output capacitor is eliminated in the soft-charging technique. Incomplete 
soft-charging and complete soft-charging are the two types of soft-charging. One 
significant difference between them is the complete soft-charging operation operates in a 
split-phase control diagram. The proposed control for Dickson SC converter in [42] splits 
each operation mode into two modes, which are the conventional modes besides the 
transition modes.  
In this work, the complete soft-charging operation has been applied to the proposed 
PSC converter in [27]. A control diagram has been proposed to achieve a complete soft-
charging in a 1-to-4 PSC converter. Achieving the complete soft-charging shows an output 
impedance reduction and a superior efficiency achievement to the 1-to-4 PSC converter. 
In addition, the split-phase successfully recovered the current transient. The reason for that 
is due to the dead time of the control diagram. However, reducing the capacitor size caused 
a high-output voltage ripple. To overcome the ripple issues, an output LC filter has been 
inserted into the 1-to-4 PSC converter.  
The multilevel boost converter (MBC) is a boost converter contains voltage 
multiplier cells added to its output side in order to increase the output voltage. The 
conversion ratio could be increased by increasing its number of level where each additional 
level has two diodes and two capacitors. On the other hand, MBC has a drawback related 
to limited output power due to its lower output current. To overcome that, we proposed a 
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switched inductor model for the MBC to increase the output current and expand MBC’s 
applications. Furthermore, the new PSC converter has been used as voltage multipliers and 
inserted to a conventional boost converter. The new PSC-boost converter works similar to 
the MBC boost converter where PSC cells were used instead of multilevel cells to increase 
the voltage gain. 
1.1 DC-to-DC converters  
The regulated voltage by a DC-to-DC converter is essential to run electronic 
elements that are used on daily appliances such as personal computers or automobile 
devices. Either a DC or AC input voltage has to be regulated to a DC voltage. Regarding 
the input type, an appropriate device such as a transformer, rectifier, or filters is used to 
regulate the input voltage to a DC voltage. A DC-to-DC converter is mainly based on three 
switching regulator categories which are the pulse-width modulated (PWM) DC-to-DC, 
the resonant converters, and the switched-capacitor DC-to-DC converters [47].  
Several measurements are used to validate the DC-to-DC converter where the main 
important aspect is the converter power conversion efficiency which is based on the ratio 
of the output power to the input power. The general equation to calculate the efficiency can 
be derived as the following 
                                  =
𝑃𝑜𝑢𝑡
𝑃𝑖𝑛
× 100                                                      (1.1) 
In addition to the efficiency measurement, a measurement of the converter’s 
strength to provide a supposed output voltage is another important parameter which is 
called the line regulation (LNR) 
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                                                  𝐿𝑁𝑅 =
𝑉𝑜𝑢𝑡
𝑉𝑖𝑛
× 100                                            (1.2) 
Similarly, a measurement of load strength to maintain the load current variation is 
another essential measurement in the DC-to-DC converter. Two popular types of the DC-
to-DC converter are the buck DC-to-DC converter and the boost DC-to-DC converter. Two 
switching elements, transistor and diode are used to either step down or step up the input 
voltage in the buck and boost DC-to-DC converters respectively. The inductor will be 
charged when the transistor is on and where it will discharge when transistor is off. The 
diode state usually conflicts the transistor’s state to allow the charge’s delivery to the 
output. 4-to-3 series to parallel SC converter 
 
Figure 1.4: A conventional boost converter design. 
 
A DC-to-DC switched-capacitor is an alternative converter to a traditional DC-to-
DC converter with only switches and capacitors. The main advantage of the switched-
capacitors converter is the absence of the magnetic elements such as inductors. In this 
section a 4-to-3 series to parallel SC converter will be discussed. Three capacitors and ten 
switches are used to build the proposed model. The duty cycle is 50% for each mode, 1 and 
9 
2, as shown in Figure 1.5. Charging modes S1, S4, S5, S7, S8, and S10 are conducting; 
however, S2, S3, S6, and S9 are not.  Charging modes C1, C2, and C3 are connected in 
parallel while they are in series in discharging mode. The total charge in charging mode 
equals the total charge of discharging mode [5] as in (1.3).  
                                          𝑄𝑇
1 = 𝑄𝑇
2                                                      (1.3) 
 
Figure 1.5: A 4-to3 series to parallel SC converter [10].  
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In mode-1 Figure 1-b, the voltage across C1, C2, and C3 is the same because of the 
parallel connection (1.4). 
 
           𝑉1 = 𝑉2 = 𝑉3 = 𝑉𝑖𝑛 − 𝑉𝑜𝑢𝑡                                    (1.4) 
To satisfy (1.3) it is necessary to apply (1.4). 
 
𝑄𝑇
1 = 𝐶1𝑉1 + 𝐶2𝑉2 + 𝐶3𝑉3 + 𝐶𝐿𝑉𝑜𝑢𝑡                                     (1.5) 
 
by substituting (1.4) into (1.5) to get (1.6) 
 
       𝑄𝑇
1 = 𝑉𝑖𝑛(𝐶1 + 𝐶2 + 𝐶3) + 𝑉𝑜𝑢𝑡(𝐶1 + 𝐶2 + 𝐶3) + 𝐶𝐿𝑉𝑜𝑢𝑡                       (1.6) 
 
In discharging mode, the 𝑉𝑜𝑢𝑡 is the voltage total across each capacitor (1.7). 
                          𝑉𝑜𝑢𝑡 = 𝑉1 + 𝑉2 + 𝑉3                                                    (1.7) 
 
The total charge of this mode is presented in (1.8). 
             𝑄𝑇
2 = 𝐶1𝑉1 + 𝐶2𝑉2 + 𝐶3𝑉3 + 𝐶𝐿𝑉𝑜𝑢𝑡                                       (1.8) 
 
            𝑄𝑇
2 = 𝑉1(𝐶1 − 𝐶2) + 𝑉3(𝐶3−𝐶2) + 𝐶2𝑉𝑜𝑢𝑡 + 𝐶𝐿𝑉𝑜𝑢𝑡                          (1.9) 
 
 (1.9) has three unknown variables, so one more equation is needed to get (1.9) in  
𝑉𝑜𝑢𝑡 and 𝑉𝑖𝑛 only. In mode-2, the streaming current in C1, C2, and C3 are the same and can 
be calculated by (1.10) 
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𝑖𝑐1 = 𝐶1
𝑑𝑣1
𝑑𝑡
= 𝑖𝑐2 = 𝐶2
𝑑𝑣2
𝑑𝑡
= 𝑖𝑐3 = 𝐶3
𝑑𝑣3
𝑑𝑡
                                      (1.10) 
 
In this work, it is assumed that C1, C2, and C3 have the same value (1.11). 
                             𝑑𝑣1 = 𝑑𝑣2 = 𝑑𝑣3                                                      (1.11) 
  
The rate of change in C1, C2, and C3 is simply the voltage across the capacitor in 
mode-1 subtracted by the voltage across the capacitor in mode-2 (1.12) (1.13) (1.14).   
 
                              𝑑𝑣1 = 𝑉1
1 − 𝑉1
2                                                          (1.12) 
                              𝑑𝑣2 = 𝑉2
1 − 𝑉2
2                                                          (1.13) 
                                𝑑𝑣3 = 𝑉3
1 − 𝑉3
2                                                        (1.14) 
 
Where  𝑉1
1 , 𝑉2
1, 𝑉3
1 are the voltages across C1, C2, and C3 respectively  during the 
charging mode, 𝑉1
2 𝑉2
2  𝑉3
2 are their voltages in discharging mode. By rewriting (1.12) 
(1.13) (1.14), we get (1.15) (1.16) (1.17)  
 
                                 𝑑𝑣1 = 𝑉𝑖𝑛 − 𝑉𝑜𝑢𝑡 − 𝑉1                                           (1.15) 
                                𝑑𝑣2 = 𝑉𝑖𝑛 − 𝑉𝑜𝑢𝑡 − 𝑉2                                            (1.16) 
                               𝑑𝑣3 = 𝑉𝑖𝑛 − 𝑉𝑜𝑢𝑡 − 𝑉3                                            (1.17) 
 
From (1.11), (1.15), (1.16) and (1.17) we can find a relationship between 𝑉1and  𝑉2 
and between 𝑉1and 𝑉3 (1.18).  
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                                     𝑉1 = 𝑉2 = 𝑉3                                                      (1.18) 
 
By inserting (1.18) in (1.7) we get (1.19). 
                         𝑉𝑜𝑢𝑡 = 3𝑉1 = 3𝑉2 = 3𝑉3                                            (1.19) 
 
Next, we substitute (1.19) into (1.9) to get 𝑄𝑇
2  in one variable which is 𝑉𝑜𝑢𝑡 (1.20). 
       𝑄𝑇
2 =
𝑉𝑜𝑢𝑡
3
(𝐶1 − 𝐶2) +
𝑉𝑜𝑢𝑡
3
(𝐶3−𝐶2) + 𝐶2𝑉𝑜𝑢𝑡 + 𝐶𝐿𝑉𝑜𝑢𝑡                      (1.20) 
 
To get the conversion ratio of the proposed SC, we equate (1.6) with (1.20). 
 
𝑉𝑖𝑛(𝐶1 + 𝐶2 + 𝐶3) =
4
3
𝑉𝑜𝑢𝑡(𝐶1 + 𝐶2 + 𝐶3) 
                                 
𝑉𝑜𝑢𝑡
𝑉𝑖𝑛
=
3
4
                                                    (1.21) 
 (1.21) shows that the gain of the proposed design is 3/4 under a lossless component 
assumption. 
 
1.3 Slow-switching limit impedance of a 4-to-3 series to parallel SC converter  
Both capacitors and switches in the SC have losses related to either a switching, a 
charging, or a discharging of the switches and capacitors. This loss can be represented as 
an output impedance which is called a slow switching limit (SSL) impedance 𝑅𝑠𝑠𝑙 . The 
conversion ratio in (1.21) is independent of capacitor size and also of 𝑓𝑠𝑤  of the design. 
Studying the charge flow for both modes as shown in Figure 1.5 and in order to calculate 
the charge multiplier for each capacitor 𝑎𝑐 (1.22) [5] 
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                        𝑞𝑐 = 𝑎𝑐𝑞𝑜𝑢𝑡                                                                 (1.22) 
The input charge of mode-1 𝑞𝑖𝑛 is divided into three input charges, and each one 
flows through each of the parallel capacitors 𝑞𝑖𝑛/3. For mode-2 the input current is −𝑞𝑖𝑛/3 
so the charge flow in C1, C2, and C3 in both mode-1 and mode-2 are represented in (21) 
and (22). 
                          𝑞𝑐
1 = [
𝑞𝑖𝑛/3
𝑞𝑖𝑛/3
𝑞𝑖𝑛/3
]                                                             (1.23) 
                          𝑞𝑐
2 = [
−𝑞𝑖𝑛/3
−𝑞𝑖𝑛/3
−𝑞𝑖𝑛/3
]                                                          (1.24) 
 
The total output charge (1.25) 
 
     𝑞𝑜𝑢𝑡 = 𝑞𝑜𝑢𝑡
1 + 𝑞𝑜𝑢𝑡
2 = 𝑞𝑖𝑛 + 𝑞𝑖𝑛/3                                              (1.25) 
 
by inserting (1.25) into (1.23) and (1.24) to get (1.26) and (1.27) 
 
                               𝑞𝑐
1 = [
𝑞𝑜𝑢𝑡/4
𝑞𝑜𝑢𝑡/4
𝑞𝑜𝑢𝑡/4
]                                                       (1.26) 
 
                                𝑞𝑐
2 = [
−𝑞𝑜𝑢𝑡/4
−𝑞𝑜𝑢𝑡/4
−𝑞𝑜𝑢𝑡/4
]                                                   (1.27) 
 
by inserting (1.22) into (1.26) and (1.27) to get (1.28) and (1.29) 
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                                 𝑎𝑐
1 = [
1/4
1/4
1/4
]                                                          (1.28) 
                               𝑎𝑐
2 = [
−1/4
−1/4
−1/4
]                                                         (1.29) 
by using Tellegen’s theorem [5][9], to find 𝑅𝑠𝑠𝑙  of our proposed design (1.30). 
                   
𝑉𝑜𝑢𝑡
𝑞𝑜𝑢𝑡
+ ∑
(𝑎𝑐,𝑖)
2
𝐶𝑖
𝑛𝑢𝑚𝑏𝑒𝑟 𝑜𝑓 𝐶
𝑖=1 = 0                                          (1.30) 
 
where   
𝑉𝑜𝑢𝑡
𝑞𝑜𝑢𝑡
= 𝑅𝑠𝑠𝑙 
                     𝑅𝑠𝑠𝑙 =
1
16𝑓𝑠𝑤
[
1
𝐶1
+
1
𝐶2
+
1
𝐶3
]                                             (1.31) 
 
 
Figure 1.6: A simulated LTspice result of a 4-to-3 series to parallel SC converter.  
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1.4 Problem Statement    
In addition to the discussion in section 1.1, how should a DC-to-DC converter’s 
power density be increased and meet the small electronic circuit reequipment? DC-to-DC 
converters that contain magnetic elements require a higher switching frequency in order to 
minimize the magnetic sizes; however, this increase could affect their efficiency. The 
switched-capacitor converters are recommended instead due to the absence of magnetic 
elements. The most challenging task in designing SC converters is to maintain the 
efficiency and the number of elements at a higher voltage gain. The PSC converter has 
proven its efficiency and ability to provide a high voltage gain with a smaller number of 
elements. To improve the efficiency of the DC-to-DC converters, adding the resonant 
branches to achieve a soft switching operation is highly recommended. However, adding 
additional elements could affect the power density which is the fundamental aspect of SC 
converters. Instead of applying the soft switching operation, a soft-charging operation is 
more appropriate for SC converters due to the possibility of unnecessary insertion of 
additional components. Besides the efficiency improvement, the soft-charging operation 
helps to decrease the output impedance.   
 
1.5 Methodology 
 The LTspice software simulation program is the main program used to analyze our 
model and study its performance in the soft-charging operation. The EMTP-RV program 
was used to validate the study of the soft-charging operation. The SIMULINK MATLAB 
was used to study the efficiency and analyze the voltage gain of the proposed model in 
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Chapter Five. The outcome results of this dissertation have been validated by publication 
of a MDPI journal paper and several conference papers (IEEE and SPIE).  
 
1.6 The Structure of the Dissertation 
The next chapters of the dissertation are ordered as follows:  
• Chapter two talks about the proposed power switched-capacitor converter and how it 
operates when two stages are selected. It also includes the calculation and derivation 
of the voltage gain, output impedance, and capacitor selection by applying the charge 
flow and voltage change. At the end of this chapter is a comparison between the 
proposed PSC and other SC topologies, in the efficiency and output impedance.  
• Chapter three includes an incomplete soft-charging operation of the second order PSC 
converter. The analysis was applied to the PSC converter in order to resize the 
capacitors and reduce the output impedance.  
• Chapter four contains a study of a complete soft-charging operation in the second stage 
of the PSC. This chapter also includes a proposed control diagram to satisfy the split 
phase operation. Besides that, a generalization of the split phase operation is discussed. 
The implementations to the PSC efficiency and output impedance after applying the 
complete soft-charging operation are proven in this chapter.  
• Chapter five shows an application of the PSC converter to be used as voltage 
multiplier cells in the non-isolated DC-to-DC converter. The proposed converter acts 
similar to the MBC converter with some privileges.   
• Chapter six contains the dissertation’s summary and details future work. Also, some 
of my publications are listed in this chapter.  
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CHAPTER TWO: A SERIES OF POWER SWITCHED-CAPACITOR (PSC) 
CONVERTERS 
2.1 Introduction 
Regarding the market’s demand for a large voltage gain conversion, a single stage 
boost converter could not achieve a higher efficiency due to its duty cycles limits. To 
overcome a high gain requirement, designing two-stage converters has promised for being 
an efficient substitute for a traditional boost converter. The two-stage converter is based on 
using a SC converter as one stage where the other stage is a traditional boost converter. 
Several topologies of SC have been presented in previous chapter; however, most of those 
topologies require a large number of components to provide a higher voltage gain converter 
[48-50]. A proposed step-up power switched-capacitors (PSC) converter is presented in 
this chapter to fulfill the high voltage gain requirement [27]. The PSC converter 
successfully increases the voltage gain with a smaller number of elements and a lower 
voltage stress in switches. The procedure to analyze and obtain the voltage gain, output 
impedance limits, and capacitor sizes for the proposed PSC converter are discussed in this 
chapter under a steady state assumption. Efficiency calculations must be performed to 
determine the power of the SC converter.   
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Figure 2.1: A 1-to-4 PSC topology (two-stage). 
 
2.2 Power switched-capacitor (PSC) converter; topology and operation 
This section introduces the topology of the proposed power switched-capacitor 
converter. Figure 2.1 shows a two-stage topology of the 1-to-4 PSC converter which 
produces an output voltage equals to 4𝑉𝑖𝑛.The first level contains four switches, 𝑆1 𝑆2𝑆3  
and 𝑆4 , and two capacitors which are the bypass capacitor 𝐶1 and flying capacitor 𝐶𝑓1. 
Similar to the first stage, the second level contains four switches, 𝑆5 𝑆6𝑆7  and  𝑆8 , and two 
capacitors; one of them is a bypass capacitor 𝐶2 where the other capacitor is a flying 
capacitor 𝐶𝑓2. Two control groups are needed to control the two levels of the PSC converter 
as shown in Figure 2.3a. The first and second groups have a 
𝑇
4
 phase shift, wherein each 
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group a 
𝑇
2
 phase shift is between its two control signals. The input voltage is doubled at first 
stage where this doubled voltage will be doubled again at the second level.   
The flying capacitors are either in parallel to the input source or to the bypass 
capacitors to pump the electric charge from the input to the output [51]. Related to the 
control diagram, four modes of operations are possible (Figure 2.3b). These operation 
modes come in the following sequence: Mode-1, Mode-2, Mode-3, Mode-4, and Mode-1. 
In each mode, the capacitors are connected differently for voltage regulation purposes. In 
Mode-1 the flying capacitor 𝐶𝑓1  is charging; however, flying capacitor 𝐶𝑓2  is discharging. 
In Mode-2, both flying capacitors 𝐶𝑓1  and 𝐶𝑓2   are discharging, whereas they are both 
charging in Mode-4. In Mode-3 𝐶𝑓1 is discharging whereas 𝐶𝑓2   is charging.  
A LTspice design of the two stage PSC converter was designed with simulation 
parameters as in Table 2.1. Figure 2.2 shows a LTspice design of a 1-to-4 PSC topology 
(two-stage).  
Parameter Value 
𝑽𝒊𝒏 10 V 
𝒇𝒔𝒘 200 KHz 
𝑪𝒇𝟏𝑪𝒇𝟐 188 µF 
𝑪𝟏𝑪𝟐 94 µF 
𝑹𝑳 20 
Switches  IPB075N04L 
Table 2.1: Simulation parameters of LTspice design 
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Figure 2.2: LTspice design of a 1-to-4 PSC topology (two-stage). 
 
 
To find the voltage gain of the proposed converter, charge balance analysis is 
applied instead of discrete-time analysis as in [52][53]. Each mode has a total charge that 
can be derived from the following equations:  
                  𝑄𝑇𝑖 = 𝑉𝐶1𝐶1 + 𝑉𝐶2𝐶2+𝑉𝐶𝑓1𝐶𝑓1 + 𝑉𝑓2𝐶𝑓2                           (2.1) 
where 𝑖 is the number of modes 1, 2, 3 and 4 (from Mode-1 Figure 2.3).  
𝑉𝐶𝑓1 = 𝑉𝐶1  
                                                            𝑉𝐶2 = 𝑉𝐶𝑓2                                       (2.2) 
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                                                       𝑉𝐶𝑓1 = 𝑉𝑜 − 𝑉𝑖𝑛 − 𝑉𝐶𝑓2                       (2.3) 
by substituting (2.2), (2.3) and (2.4) in (2.1) we get the total charge of Mode-1 (2.5) 
    𝑄𝑇1 = 𝑉𝑖𝑛(−𝐶𝑓1 − 𝐶1) + 𝑉𝑓2(𝐶2 + 𝐶𝑓2 − 𝐶1 − 𝐶𝑓1) + 𝑉𝑜(𝐶1 + 𝐶𝑓1)          (2.4) 
To find the total charge of the rest of the modes, the same steps can be repeated 
𝑄𝑇2 = 𝑉𝑖𝑛(𝐶𝑓1 − 𝐶1) + 𝑉𝑓2(𝐶1 + 𝐶𝑓2 − 𝐶2) + 𝑉𝑜𝑢𝑡𝐶2  (2.1) 
𝑄𝑇3 = 𝑉𝑖𝑛(−𝐶𝑓1 − 𝐶1) + 𝑉𝑓2(𝐶1 + 𝐶𝑓1 + 𝐶𝑓2 − 𝐶2) + 𝑉𝑜𝑢𝑡𝐶2  (2.2) 
𝑄𝑇4 = 𝑉𝑖𝑛(𝐶𝑓1 − 𝐶1) + 𝑉𝑓2(−𝐶1 + 𝐶𝑓2 + 𝐶2) + 𝑉𝑜𝑢𝑡𝐶1  (2.3) 
In the steady state operation, the total charge of any two modes is assumed to be equal. 
In this work, we assumed that  
𝑄𝑇1 = 𝑄𝑇4  (2.4) 
𝑄𝑇2 = 𝑄𝑇3  (2.5) 
By simplifying (2.8) and (2.9) we get  
2𝑉𝑖𝑛𝐶𝑓1 + 𝑉𝑓2𝐶𝑓1 − 𝑉𝑜𝑢𝑡𝐶𝑓1 = 0  (2.6) 
2𝑉𝑖𝑛𝐶𝑓1 − 𝑉𝑓2𝐶𝑓1 = 0  (2.7) 
By combining (2.10) and (2.11), the 1-to-4 PSC converter’s voltage gain can be 
calculated (2.12) 
 𝑉𝑜𝑢𝑡 = 4𝑉𝑖𝑛  (2.8) 
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The general form of the proposed converter is 
 𝑉𝑜𝑢𝑡 = 2
𝑛𝑉𝑖𝑛  (2.9) 
where 𝑛 is the number of the stage. The output voltages of the stage one and stage two of 
the PSC converter are presented in Figure 2.4. The converter efficiency at two different 
input voltages is presented in Figure 2.5  
 
(a) 
 
(b) 
Figure 2.3: (a) Timing diagram of a 1-to-4 PSC topology; (b) four-mode operation of a 1-
to-4 PSC converter. 
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For each added stage, two capacitors and four switches are needed. Figure 2.6  presents 
three stages of the proposed converter with 1-to-8 conversion ratio, each switch operates 
in a 50% duty cycle whereas a 
1
2𝑛
 is phase shift between any two stages.  
 
Figure 2.4: The input and output voltages of a 1-to-4 and 1-to-2 of the proposed PSC 
converter. 
 
Figure 2.5: Efficiency vs rated power of a 1-to-4 at 10V and 5V input. 
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2.3 Slow-switching limit impedance (𝐑𝐬𝐬𝐥) of the second order PSC converter 
The SC converters suffer from losses related to the switches and the capacitors’ 
charging or discharging process. This capacitors’ loss can be characterized as an output 
impedance that is called a slow switching limit impedance, 𝑅𝑠𝑠𝑙 . The charge flow analysis 
of the four modes has been applied to find the charge multiplier of the four capacitors 𝑎𝑐
𝑖   
𝑞𝑐
𝑖 = 𝑎𝑐
𝑖  𝑞𝑜𝑢𝑡  (2.10) 
𝑞𝑐 = [𝑞𝐶1𝑞𝐶2𝑞𝐶𝑓1𝑞𝐶𝑓2]
𝑇  (2.11) 
 
Figure 2.6: A 1-to-8 PSC topology (three-stage). 
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In [42-46] a useful technique was used to find the charge flow vectors of all the 
operation modes. For the ith mode, Kirchhoff’s Current Low (KCL) can be derived by 
(2.16) 
𝐵𝑖𝑞
𝑖 = 0   (2.12) 
where 𝐵𝑖 is reduced incidence matrices of the four modes of 1-to-4 PSC converter. Each 
row in 𝐵𝑖 corresponds to an independent KCL equation. The number of independent KCL 
equations can be derived by the number of nodes. Each element in the circuit has two nodes 
related to its positive and negative terminals as in Figure 2.7 [54][55].  The charge follow’s 
direction is inspected as in Table 2.2.  
 
Figure 2.7: The charge flow for the operation modes in the 1-to-4 PSC converter. 
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𝐵1,𝑎 = [
−1 1 0 1 0 0
0 −1 1 −1 1 0
0 0 −1 0 −1 1
1 0 0 0 0 −1
]  
𝐵2,𝑎 = [
−1 1 0 1 0 0
0 −1 −1 0 1 0
0 0 1 0 0 −1
1 0 0 −1 −1 1
]  
𝐵3,𝑎 = [
−1 1 0 1 0 0
0 −1 1 −1 1 0
0 0 −1 0 0 1
1 0 0 0 −1 −1
]  
𝐵4,𝑎 = [
−1 1 0 1 0 0
0 −1 −1 0 1 0
0 0 1 0 −1 1
1 0 0 −1 0 −1
]  (2.13) 
To find the charge flow’s vectors, (2.17) can be solved for 𝑞𝑖. 
𝑞𝐹𝑙𝑜𝑤
1 =
[
 
 
 
 
 
3
1
1
2
2
3]
 
 
 
 
 
 𝑞𝐹𝑙𝑜𝑤
2 =
[
 
 
 
 
 
−3
−1
−1
−2
−2
−1]
 
 
 
 
 
 
𝑞𝐹𝑙𝑜𝑤
3 =
[
 
 
 
 
 
3
1
1
2
2
1]
 
 
 
 
 
 𝑞𝐹𝑙𝑜𝑤
4 =
[
 
 
 
 
 
−3
−1
−1
−2
−2
−1]
 
 
 
 
 
 
(2.14) 
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Mode 1 Mode 2 Mode 3 Mode 4 
𝒒𝑪𝟏
𝟏  𝑞𝑖𝑛
3
 𝒒𝑪𝟏
𝟐  −𝑞𝑖𝑛
3
 𝒒𝑪𝟏
𝟑  𝑞𝑖𝑛
3
 𝒒𝑪𝟏
𝟒  −𝑞𝑖𝑛
3
 
𝒒𝑪𝟐
𝟏  𝑞𝑖𝑛
3
 𝒒𝑪𝟐
𝟐  −𝑞𝑖𝑛
3
 𝒒𝑪𝟐
𝟑  𝑞𝑖𝑛
3
 𝒒𝑪𝟐
𝟒  −𝑞𝑖𝑛
3
 
𝒒𝑪𝒇𝟏
𝟏  2𝑞𝑖𝑛
3
 
𝒒𝑪𝒇𝟏
𝟐  −2𝑞𝑖𝑛
3
 
𝒒𝑪𝒇𝟏
𝟑  2𝑞𝑖𝑛
3
 
𝒒𝑪𝒇𝟏
𝟒  −2𝑞𝑖𝑛
3
 
𝒒𝑪𝒇𝟐
𝟏  2𝑞𝑖𝑛
3
 
𝒒𝑪𝒇𝟐
𝟐  −2𝑞𝑖𝑛
3
 
𝒒𝑪𝒇𝟐
𝟑  2𝑞𝑖𝑛
3
 
𝒒𝑪𝒇𝟐
𝟒  −2𝑞𝑖𝑛
3
 
𝒒𝒐𝒖𝒕
𝟏  𝑞𝑖𝑛 𝒒𝒐𝒖𝒕
𝟐  −𝑞𝑖𝑛
3
 𝒒𝒐𝒖𝒕
𝟑  𝑞𝑖𝑛
3
 𝒒𝒐𝒖𝒕
𝟒  −𝑞𝑖𝑛
3
 
 
Table 2.2: Charge Flow for the 1-to-4 PSC converter 
 
The total output charge with respect to the output charge can be found in (2.18) 
𝑞𝑜𝑢𝑡,𝑡𝑜𝑡𝑎𝑙 = 𝑞𝑜𝑢𝑡
1 + 𝑞𝑜𝑢𝑡
2 + 𝑞𝑜𝑢𝑡
3 + 𝑞𝑜𝑢𝑡
4  (2.15) 
 
The total output charge with respect to the input charge is 
𝑞𝑜𝑢𝑡,𝑡𝑜𝑡𝑎𝑙 = 𝑞𝑖𝑛 +
𝑞𝑖𝑛
3
 + 
𝑞𝑖𝑛
3
+ 
𝑞𝑖𝑛
3
 = 2𝑞𝑖𝑛 (2.16) 
By using (2.21), (2.19) can be rewritten with respect to the output charge of the capacitors 
and       the load (2.22) 
𝑞1 =
[
 
 
 
 
 
𝑞𝑜𝑢𝑡
2
𝑞𝑜𝑢𝑡
2
𝑞𝑜𝑢𝑡
𝑞𝑜𝑢𝑡
3𝑞𝑜𝑢𝑡
2 ]
 
 
 
 
 
 𝑞2 =
[
 
 
 
 
 
−𝑞𝑜𝑢𝑡
2
−𝑞𝑜𝑢𝑡
2
−𝑞𝑜𝑢𝑡
−𝑞𝑜𝑢𝑡
−𝑞𝑜𝑢𝑡
2 ]
 
 
 
 
 
  
𝑞3 =
[
 
 
 
 
 
𝑞𝑜𝑢𝑡
2
𝑞𝑜𝑢𝑡
2
𝑞𝑜𝑢𝑡
𝑞𝑜𝑢𝑡
𝑞𝑜𝑢𝑡
2 ]
 
 
 
 
 
 𝑞4 =
[
 
 
 
 
 
−𝑞𝑜𝑢𝑡
2
−𝑞𝑜𝑢𝑡
2
−𝑞𝑜𝑢𝑡
−𝑞𝑜𝑢𝑡
−𝑞𝑜𝑢𝑡
2 ]
 
 
 
 
 
 
(2.17) 
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By dividing (2.21) by (2.15), the charge multipliers are presented in (2.23) 
𝑎1 =
[
 
 
 
 
 
1
2
1
2
1
1
3
2]
 
 
 
 
 
 𝑎2 =
[
 
 
 
 
 
−1
2
−1
2
−1
−1
−1
2 ]
 
 
 
 
 
 
𝑎3 =
[
 
 
 
 
 
1
2
1
2
1
1
1
2]
 
 
 
 
 
 𝑎4 =
[
 
 
 
 
 
−1
2
−1
2
−1
−1
−1
2 ]
 
 
 
 
 
 
(2.18) 
Then by applying the Tellegen’s theorem to the PSC converter, in its four modes 
of operation, concludes 𝑎1. 𝑉1=𝑎2. 𝑉2 = 𝑎3. 𝑉3 = 𝑎4. 𝑉4 = 0  , 𝑅𝑠𝑠𝑙  limit of the output 
impedance can be found for our proposed design (2.23). 
𝑉𝑜𝑢𝑡(𝑎𝑜𝑢𝑡
1 + 𝑎𝑜𝑢𝑡
2 + 𝑎𝑜𝑢𝑡
3 + 𝑎𝑜𝑢𝑡
4 ) +  ∑ 𝑎𝑐𝑖
1 𝑉𝑐𝑖
1 + 𝑎𝑐𝑖
2 𝑉𝑐𝑖
2 + 𝑎𝑐𝑖
3 𝑉𝑐𝑖
3 +𝑐𝑎𝑝𝑎𝑐𝑖𝑡𝑜𝑟𝑠
𝑎𝑐𝑖
4 𝑉𝑐𝑖
4 = 0                                                                                                         (2.23) 
By recalling the output charge multipliers total (𝑎𝑜𝑢𝑡
1 + 𝑎𝑜𝑢𝑡
2 + 𝑎𝑜𝑢𝑡
3 + 𝑎𝑜𝑢𝑡
4 ) =3, 
and due to the periodic cycles, ∆𝑉𝑖 = (𝑉𝑐𝑖
1 − 𝑉𝑐𝑖
2) = (𝑉𝑐𝑖
3 − 𝑉𝑐𝑖
4) and 𝑎𝑐𝑖 = 𝑎𝑐𝑖
1 = −𝑎𝑐𝑖
2  and 
𝑎𝑐𝑖 = 𝑎𝑐𝑖
3  =−𝑎𝑐𝑖
4   are assumed. By rewriting (2.23) into (2.24). 
 
3𝑉𝑜𝑢𝑡𝑞𝑜𝑢𝑡 +  ∑ ∆𝑉
𝑖𝑞𝑖 = 0𝑐𝑎𝑝𝑎𝑐𝑖𝑡𝑜𝑟𝑠                                                    (2.24) 
Where the capacitors’ voltage ripple is represented as ∆𝑉𝑖 = 𝑞𝑖/2𝐶𝑖, then by 
dividing by 𝑞𝑜𝑢𝑡
2 then  
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3𝑉𝑜𝑢𝑡
𝑞𝑜𝑢𝑡
+ ∑
(𝑎𝑐,𝑖)
2
2𝐶𝑖 𝑓𝑠𝑤
𝑛𝑢𝑚𝑏𝑒𝑟 𝑜𝑓 𝐶
𝑖=1
= 0 (2.25) 
where 
𝑉𝑜𝑢𝑡
𝑞𝑜𝑢𝑡𝑓𝑠𝑤
= 𝑅𝑠𝑠𝑙  
                                           𝑅𝑠𝑠𝑙 =
1
6
∑
(𝑎𝑐,𝑖)
2
𝐶𝑖 𝑓𝑠𝑤
𝑛𝑢𝑚𝑏𝑒𝑟 𝑜𝑓 𝐶
𝑖=1                                    (2.26) 
 
𝑅𝑠𝑠𝑙  represents the charging and discharging loss caused by the capacitors. Based on (2.26), 
two possible ways to reduce 𝑅𝑠𝑠𝑙  impedance either by increasing 𝐶𝑖 or 𝑓𝑠𝑤. Figure 2.8 and 
Figure 2.9 show the increase in 𝐶𝑖 and 𝑓𝑠𝑤 optimized the output voltage and efficiency of 
two-level PSC converter with 10V input voltage. However, this increase would reduce and 
increase the power density and switching loss, respectively [10].  
 
 
 
 
Figure 2.8: Switching frequency against the output voltage. 
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Figure 2.9: The 1-to-4 PSC efficiency at different capacitors’ sizes. 
 
 
2.4 Fast-switching limit impedance of the second order PSC converter 
Another important parameter can be determined by analyzing the SC converter to 
find the fast switching limit (𝑅𝐹𝑠𝑙). Similar to 𝑎𝑐,𝑖, each switch in the SC converter has a 
charge multiplier value that is represented as 𝑎𝑟.  
𝑎𝑟 = [𝑎𝑟,𝑠1 𝑎𝑟,𝑠2  𝑎𝑟,𝑠3 𝑎𝑟,𝑠4 𝑎𝑟,𝑠5𝑎𝑟,𝑠6 𝑎𝑟,𝑠7 𝑎𝑟,𝑠8]
𝑇                              (2.27) 
𝑎𝑟 charge multipliers of the eight switches of the 1-o-4 PSC converter are presented 
in (2.28), 
                    𝑎𝑟 = [ 1    1    1    1    1    1   1    1]
𝑇                                    (2.28) 
The passing current trough of each switch is assumed to be constant. Since four 
modes of operation exist, the charge flow is multiplied by 4.  
                        𝑖𝑟 = 4𝑞𝑟𝑓𝑠𝑤                                                                     (2.29) 
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 The average power loss of each switch can be calculated by multiplying the total 
of the multiplication 𝑅𝑑𝑠_𝑜𝑛 by (2.29). Due to the four modes of operation, 𝑃𝐹𝑠𝑙 is divided 
by 4  
𝑃𝐹𝑠𝑙 = ∑  
1
4
(4𝑎𝑟,𝑖𝑖𝑜𝑢𝑡)
2
𝑛𝑢𝑚𝑏𝑒𝑟 𝑜𝑓 𝑆
𝑖=1
 (2.30) 
           𝑅𝐹𝑠𝑙 = 4∑  𝑅𝑑𝑠_𝑜𝑛(𝑎𝑟,𝑖)
2𝑛𝑢𝑚𝑏𝑒𝑟 𝑜𝑓 𝑆
𝑖=1                                            (2.31)  
where (𝑎𝑟,𝑖) is the charge multiplier of eight switches in the 1-to-4 PSC converter. 
 
Elements Equation 
𝑆1, 𝑆2, 𝑆3, 𝑆4 𝑉𝑖𝑛 
𝑆5, 𝑆6, 𝑆7, 𝑆8 2𝑉𝑖𝑛 
𝐶1, 𝐶2, 𝐶𝑓1 𝑉𝑖𝑛 
𝐶𝑓2 2𝑉𝑖𝑛 
Table 2.3: Equation of the voltage stress on all semiconductors and capacitors. 
 
2.5 Generalized power switched-capacitor converter 
The proposed PSC converter contains one or more voltage doublers depending on 
the number of stages (Figure 2.10-a). Each cascaded voltage doubler is considered as a 
single stage of the PSC converter; for instance, three stages of PSC mean three voltage 
doublers are cascaded. Since each voltage doubler works to double the input voltage, each 
output voltage of a stage (voltage doubler) is the input voltage of a higher stage where the 
last stage will be connected to the output load. To generalize the PSC converter voltage 
gain, each additional stage (voltage doubler) is supplied by the output of the previous stage. 
Doubling each output of a certain stage concludes that the output voltage is a multiplication 
of the input voltage by 2𝑛 where n is the number of stages.  Each stage is controlled by 
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group signals that contain two control signals with a 
𝑇
2
  phase shift between them (Figure 
2.10-b). For more than one stage, a phase shift is equal to 
𝑇
2𝑛
 between any control group 
where 𝑛 is the number of the stage. For example, if PSC has three stages, then three control 
groups are needed, and each group has two control signals. The first group is the reference, 
whereas 
𝑇
4
  and 
𝑇
6
  are phase shifts of the second and third groups, respectively.       
  
(a)                                                                 (b) 
Figure 2.10: a) voltage doubler converter b) a generalized control diagram of the PSC 
converter. 
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Figure 2.11: Two cascaded voltage doubler converters and formalized two stages of PSC 
converter. 
 
 2.6 A comparison between the proposed PSC converter with three SC converter 
topologies 
The comparison between the proposed PSC and three known SC converter 
topologies covers the fundamental efficiency and output impedance. The proposed PSC 
converter successfully shows a privilege over the three other topologies in high efficiency  
achievement whereas a 1-to-4 ladder has the lowest efficiency as in Figure 2.13. In addition 
to that, the PSC converter successfully achieves SSL limit at a lower switching frequency 
faster than the other topologies as in Figure 2.14. In other words, the PSC converter requires 
less switching frequency to achieve a lower output impedance. A second lowest output 
impedance among the compared topologies, which is a series to parallel topology, means 
an additional comparison must be calculated between the PSC converter and 1-to-4 series 
to parallel the number of switches and the maximum voltage stress across the switches.             
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Figure 2.12: The efficiency of four compared topologies at different rated power. 
 
 
Figure 2.13: The output impedance of four compared topologies at different switching 
frequency. 
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Figure 2.14: A comparison between PSC and series to parallel topologies in maximum 
stress on switches  
 
 
Figure 2.15: A comparison between PSC and series to parallel topologies in number of 
switches  
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CHAPTER THREE: AN INCOMPLETE SOFT-CHARGING OPERATION OF 
THE SECOND ORDER PSC CONVERTER 
3.1 Introduction  
The traditional technique to analyze a SC converter is known as a hard-
charging operation where improving the output impedance depends on capacitors sizes and 
switching frequency. As an alternative technique of the hard-charging operation or the 
traditional technique, in this chapter the soft charging operation will be discussed. This 
technique is used to reduce the capacitors’ sharing losses, improve their charging operation 
and reduce switching frequency requirement. To apply the soft-charging operation, a 
current load is placed as an output load. Across the current load, the voltage mismatch 
between capacitors and the input of the capacitors and the output is mostly presented. 
Charging and discharging capacitors losses which occur in the conventional SC converter 
(hard-charging) will be recovered by applying a soft-charging operation. Thus, resizing 
capacitors is possible and recommended. However, reducing capacitors’ sizes causes a 
higher output voltage ripple which requires an insertion of an output LC filter to recover 
it. Moreover, a soft-charging operation helps to reduce the output impedance of the SC 
converter in its two limits, SSL and FSL. As mentioned in chapter 2, SSL limit is inversely 
proportional to switching frequency, thus the soft-charging operation helps to the SC 
converter achieve SSL limit at a lower switching frequency instead of a higher switching 
frequency as in hard-charging operation.       
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In this chapter an incomplete soft-charging operation of the proposed PSC 
converter will be discussed. Applying reduced voltage matrices of each operation mode 
and determining their null spaces are useful techniques to find the voltage change of each 
capacitor. The current transient and the voltage mismatch dispersions which are the 
essential benefits of the soft-charging technique are obtained for the second order of PSC 
converters. In addition to that, a reduction of the output impedance was determined by 
calculating its SSL limit [42-46].  
 
3.2 An incomplete soft-charging operation of the second order PSC 
To determine the flowing charge and the changing capacitors’ voltage for the 1-
to-4 PSC converter, we applied a KCL. Corresponding to the timing diagram in Figure 
2.3-a, four operation modes are presented in Figure 2.3-b. The elements of each circuit in 
Figure 2.3-b, which are 𝑉𝑖𝑛, 𝑉𝐶1 , 𝑉𝐶2 ,  𝑉𝐶𝑓1  𝑉𝐶𝑓2 𝑎𝑛𝑑  𝑉𝑜𝑢𝑡, can be written in a voltage 
vector form. 
                                          𝑉 = [𝑉𝑖𝑛 𝑉𝐶1  𝑉𝐶2  𝑉𝐶𝑓1  𝑉𝐶𝑓2  𝑉𝑜𝑢𝑡]
𝑇                               (3.1) 
 
Each phase in Figure 2.3-b has four possible loops that can be expressed 
in a reduced matrix loop (3.3) [55]  
                                                                      𝐴𝑖𝑉
𝑖 = 0                                           (3.2) 
The reduced matrix’s loops for the four modes can be written as in (3.3),  
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𝐴1 = [
−1 −1 −1 0 0 1
−1 −1 0 0 −1 1
−1 0 0 −1 −1 1
−1 0 −1 −1 0 1
] 
𝐴2 = [
−1 −1 −1 0 0 1
−1 −1 0 0 1 0
0 −1 −1 −1 0 1
0 0 −1 0 −1 1
] 
𝐴3 = [
−1 −1 −1 0 0 1
−1 0 0 −1 1 0
−1 0 −1 −1 0 1
−1 −1 0 0 1 0
] 
𝐴4 = [
−1 −1 −1 0 0 1
0 −1 −1 −1 0 1
0 −1 0 −1 −1 1
−1 −1 0 0 −1 1
] 
(3.3) 
At the end of each mode, the voltage vectors become ∆𝑉𝑖 + 𝑉𝑖 
                                                 𝐴𝑖 (∆𝑉
𝑖 + 𝑉𝑖) = 0                                               (3.4) 
where ∆𝑉𝑖 is the voltage change related to the load received charge. From (3.2) and (3.4), 
we have  
    (3.5) 
In the steady state assumption, the total voltage changes for the four operation modes 
equal zero. 
∆𝑉1 + ∆𝑉2 + ∆𝑉3 + ∆𝑉4 = 0 (3.6) 
since 𝑉𝑖𝑛 is a constant DC source, then ∆𝑉𝑖𝑛 = 0. To satisfy ∆𝑉𝑖𝑛  =  0 a row with 
[1 0 0 0 0 0] is added to 𝐴𝑖  
𝐴𝑖 ∆𝑉
𝑖 = 0  
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∆𝑉1 = 𝑎1𝑊1 + 𝑎2𝑊2  
∆𝑉2 = 𝑏1𝑈1 + 𝑏2𝑈2  
∆𝑉3 = 𝑐1𝐻1 + 𝑐2𝐻2  
∆𝑉4 = 𝑑1𝑋1 + 𝑑2𝑋2   (3.7) 
where 𝑊1,𝑊2 𝑈1, 𝑈2 𝐻1, 𝐻2, 𝑋1, 𝑋2 are null spaces of the modified 𝐴𝑖 matrices (after adding 
[1 0 0 0 0 0]). 
𝑊 =
{
 
 
 
 
[
 
 
 
 
 
0
0.3541
−0.5891
0.3541
−0.5891
−0.235 ]
 
 
 
 
 
,
[
 
 
 
 
 
0
0.4996
0.1673
0.4996
0.1673
0.6669]
 
 
 
 
 
}
 
 
 
 
  
𝑈 =
{
 
 
 
 
[
 
 
 
 
 
0
0.6295
−0.3832
0
0.6295
0.2463 ]
 
 
 
 
 
,
[
 
 
 
 
 
0
0.0612
0.6732
0
0.0612
0.7344]
 
 
 
 
 
}
 
 
 
 
  
𝐻 =
{
 
 
 
 
[
 
 
 
 
 
0
−0.1035
−0.642
−0.1035
−0.1035
−0.7455]
 
 
 
 
 
,
[
 
 
 
 
 
0
0.5244
−0.3991
0.5244
0.5244
0.1253 ]
 
 
 
 
 
}
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𝑋 =
{
 
 
 
 
[
 
 
 
 
 
0
0.6136
−0.5569
0
−0.5569
0.0566 ]
 
 
 
 
 
,
[
 
 
 
 
 
0
0.4728
0.2997
0
0.2997
0.7725]
 
 
 
 
 
}
 
 
 
 
  (3.8) 
The voltage change ∆𝑉𝑖 can be calculated by  
∆𝑉1 = 𝑎1𝑊1 + 𝑎2𝑊2  
∆𝑉2 = 𝑏1𝑈1 + 𝑏2𝑈2  
∆𝑉3 = 𝑐1𝐻1 + 𝑐2𝐻2  
∆𝑉4 = 𝑑1𝑋1 + 𝑑2𝑋2  (3.9) 
where 𝑎1, 𝑎2, 𝑎3, 𝑎4, 𝑏1, 𝑏2, 𝑏3 and, 𝑏4 can be found by (3.10), and 
𝑊1̅̅ ̅̅ 𝑊2̅̅ ̅̅ 𝑈1̅̅ ̅ 𝑈2̅̅ ̅ 𝐻1̅̅̅̅ 𝐻2̅̅̅̅ 𝑋1̅̅ ̅ 𝑋2̅̅ ̅ are the reduced form of 𝑊1,𝑊2 𝑈1, 𝑈2 𝐻1, 𝐻2, 𝑋1,  
and 𝑋2 (after eliminating the last row corresponding to ∆𝑉𝑜𝑢𝑡). The ∆𝑉𝑜𝑢𝑡 is zero at an 
inductive load case.  
[𝑊1̅̅ ̅̅ 𝑊2̅̅ ̅̅ 𝑈1̅̅ ̅ 𝑈2̅̅ ̅ 𝐻1̅̅̅̅ 𝐻2̅̅̅̅ 𝑋1̅̅ ̅ 𝑋2̅̅ ̅]
[
 
 
 
 
 
 
 
𝑎1
𝑎2
𝑎3
𝑎4
𝑏1
𝑏2
𝑏3
𝑏4]
 
 
 
 
 
 
 
= 0                       (3.10) 
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[
 
 
 
 
 
 
 
𝑎1
𝑎2
𝑎3
𝑎4
𝑏1
𝑏2
𝑏3
𝑏4]
 
 
 
 
 
 
 
=
[
 
 
 
 
 
 
 
−0.6794
0.3024
−0.3050
−0.1486
0.0837
0.1872
0.4934
−0.215 ]
 
 
 
 
 
 
 
  (3.11) 
Now (3.9) can be solved to calculate ∆𝑉𝑖.  
∆𝑉1 =
[
 
 
 
 
 
0
−0.0895
0.4508
−0.0895
0.4508
0.3613 ]
 
 
 
 
 
 ∆𝑉2 =
[
 
 
 
 
 
0
−0.2011
0.0168
0
−0.2011
−0.1843]
 
 
 
 
 
  
∆𝑉3 =
[
 
 
 
 
 
0
−0.0895
−0.1284
0.0895
0.0895
−0.0389]
 
 
 
 
 
 ∆𝑉4 =
[
 
 
 
 
 
0
0.2011
−0.3392
0
−0.3392
−0.1382]
 
 
 
 
 
  (3.12) 
From (2.21) and (3.11) the capacitor sizes can be found by (3.13) 
                                                    𝐶𝑗 = 𝑞𝑗/∆𝑉𝐶𝑗                                                  (3.13) 
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3.3 Slow-switching limit impedance (𝐑𝐬𝐬𝐥) of second order PSC converter at a 
complete soft-charging operation 
Similar to Rssl calculation in section 2.3, the Rssl of the PSC converter at soft-
charging operation can be determine by using the following equation.  
                                      𝑅𝑠𝑠𝑙 =
1
6
∑
(𝑎𝑐,𝑖)
2
𝐶𝑖 𝑓𝑠𝑤
𝑛𝑢𝑚𝑏𝑒𝑟 𝑜𝑓 𝐶
𝑖=1                             (3.14) 
Where 
∑ (𝑎𝑐,𝑖)
2𝑛𝑢𝑚𝑏𝑒𝑟 𝑜𝑓 𝐶
𝑖=1  = 
25
18
 
the voltage change ∆𝑉𝐶𝑗 of 𝐶𝑓1 and 𝐶𝑓2 is smaller than ∆𝑉𝐶𝑗 of 𝐶1 and 𝐶2, and as a result 
𝐶𝑓1 and 𝐶𝑓2 need to be larger than 𝐶1 and 𝐶2. Thus, a reduction in 𝐶1 and 𝐶2 sizes reduces 
their voltage multipliers. This reduction in the total of capacitors’ voltage multipliers 
results in a lower output impedance. A lower output impedance means a lower switching 
frequency is required to charge and discharge capacitors with maintained losses.
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CHAPTER FOUR: A COMPLETE SOFT-CHARGING OPERATION OF THE 
SECOND ORDER PSC CONVERTER 
4.1 Introduction  
To achieve a complete soft-charging operation of any SC topologies, a split-phase 
control diagram is needed. The split phase diagram includes a dead time interval between 
any operation modes which are called transition modes. Moreover, instead of 50% duty 
cycle, some switches in the circuit operate in a duty cycle less than 50%. In their traditional 
operation, SC converters’ capacitors are exiting and participating their charging and 
discharging processes in all conventional operation modes. In the split phase soft-charging 
operations, each transition mode at which some of the capacitors are isolated is considered. 
Capacitors’ losses are mostly recovered by applying a complete soft-charging operation 
because of some capacitors’ isolation. In this chapter, a split-phase control for the 1-to-4 
PSC converter has been proposed.    
 
4.2 A complete soft-charging operation of the second order PSC converter 
The complete soft-charging analysis can be satisfied if and only if the Kirchhoff’s 
voltage low (KVL) exists at all operation modes including the four transition modes. The 
control diagram in Figure 4.1-a allows eight modes of operation to exist as in Figure 4.1-
b. Four of those modes are the same as the four modes of the conventional PSC converter 
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in Figure 2.3-b where the new four modes are basically the transition modes. The same 
procedures as applied for the incomplete soft-charging are repeated in this section. The 𝐴𝑖 
and 𝐵𝑖 matrices Mode-1a, Mode-2a, Mode-3a, and Mode-4a are the same matrices as in 
Section 3.2. Since the extra four transition modes have three capacitors, only two KVL 
loops are possible for 𝐴𝑖 matrices, which are presented as in following reduced loop.  
 
𝐴1𝑏 = [
−1 −1 −1 0 0 1
−1 0 −1 −1 0 1
]  
𝐴2𝑏 = [
−1 −1 −1 0 0 1
0 −1 −1 −1 0 1
]  
𝐴3𝑏 = [
−1 −1 −1 0 0 1
−1 −1 0 0 1 0
]  
𝐴4𝑏 = [
−1 −1 −1 0 0 1
−1 −1 0 0 −1 1
]  (4.1) 
Although the transition modes contain three capacitors, their charge flow directions 
are the same as the charge flow direction of the basic modes as in Figure 2.7. However, the 
number of nodes in the transition modes is five instead of four due to the floating capacitor 
terminals. Since both terminals are floating, they are considered one node and expressed in 
an extra row in 𝐵𝑖. By using (2.17), the reduced matrices of the transition modes as in 
Figure 4.1 are presented as following (4.2).  
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(a) 
 
 
(b) 
Figure 4.1: (a) A proposed timing diagram to achieve a complete soft-charging in the 1-to-
4 PSC converter; (b) eight operation modes of the 1-to-4 PSC converter in the complete 
soft-charging technique. 
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Figure 4.2: The charge flow for the split operation modes in the 1-to-4 PSC converter. 
 
𝐵1𝑏 =
[
 
 
 
 
−1 1 0 1 0 0
0 −1 1 −1 0 0
0 0 −1 0 0 1
1 0 0 0 0 −1
0 0 0 0 1 0 ]
 
 
 
 
  
𝐵2𝑏 =
[
 
 
 
 
−1 1 0 1 0 0
0 −1 −1 0 0 0
0 0 1 0 0 −1
1 0 0 −1 0 1
0 0 0 0 1 0 ]
 
 
 
 
  
𝐵3𝑏 =
[
 
 
 
 
−1 1 0  0 0 0
0 −1 1 0 1 0
0 0 1 0 0 −1
1 0 0 0 1 1
0 0 0 1 0 0 ]
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𝐵4𝑏 =
[
 
 
 
 
−1 1 0 0 0 0
0 −1 −1 0 1 0
0 0 1 0 −1 1
1 0 0 0 0 −1
0 0 0 1 0 0 ]
 
 
 
 
  (4.2) 
By applying the (2.17) the charge flow of the eight modes are the null space vectors 
of matrices 𝐵𝑖 
𝑞𝑐
1,𝑎 =
[
 
 
 
 
 
3
1
1
2
2
3]
 
 
 
 
 
𝑞𝑐
1,𝑏 =
[
 
 
 
 
 
1
−1
1
2
0
1 ]
 
 
 
 
 
  
𝑞𝑐
2,𝑎 =
[
 
 
 
 
 
−3
−1
−1
−2
−2
−1]
 
 
 
 
 
 𝑞𝑐
2,𝑏 =
[
 
 
 
 
 
−1
1
−1
−2
0
−1]
 
 
 
 
 
  
𝑞𝑐
3,𝑎 =
[
 
 
 
 
 
3
1
1
2
2
1]
 
 
 
 
 
 𝑞𝑐
3,𝑏 =
[
 
 
 
 
 
1
1
1
0
2
1]
 
 
 
 
 
  
 𝑞𝑐
4,𝑎 =
[
 
 
 
 
 
−3
−1
−1
−2
−2
−1]
 
 
 
 
 
𝑞𝑐
4,𝑏 =
[
 
 
 
 
 
−1
−1
−1
0
−2
−1]
 
 
 
 
 
  (4.3) 
By using (2.21), (2.19) can be rewritten with respect to the output charge of the 
capacitors and the load similar to (2.22).  
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The last rows in (4.3) represent the delivered charge. The total input charge equals 16, 
which is the sum of the input charges for all eight modes (4.3). The duty cycle of each 
mode to achieve a complete soft-charging is calculated in (4.4). Each mode has a certain 
duty cycle where the sum of the modes’ duty cycles completes one period of the proposed 
split-phase control in as Figure 4.1-a. 
𝐷1𝑎 = 𝐷2𝑎 = 𝐷3𝑎 = 𝐷4𝑎 =
𝑞𝑖𝑛𝑝𝑢𝑡_𝑖
𝑞𝑖𝑛𝑝𝑢𝑡_𝑡𝑜𝑡𝑎𝑙
=
3
16
  
𝐷1𝑏 = 𝐷2𝑏 = 𝐷3𝑏 = 𝐷4𝑏 =
𝑞𝑖𝑛𝑝𝑢𝑡_𝑖
𝑞𝑖𝑛𝑝𝑢𝑡_𝑡𝑜𝑡𝑎𝑙
=
1
16
 
                                                                                                                     (4.4) 
 
4.3. Generalized split-phase control diagram of the power switched-capacitors 
converter 
The split-phase control diagram varies from a topology of other SC converters, so 
each SC topology operates in a specific control diagram to achieve its complete soft-
charging operation. The two levels of the PSC converter have a control diagram presented 
in Figure 4.1-a, which controls all eight switches in the design. The proposed control 
diagram allows eight modes of operation to be presented. Four of those modes are similar 
to operation modes of the hard-charging operation, whereas the rest are their transition 
modes. The difference between the four operation modes of PSC converter in its 
conventional and complete soft-charging operations is they have different duty cycle. In 
the hard-charging operation all four modes have a duty cycle equals to  
1
4
 where this duty 
cycle reduces to 
3
16
 in the complete soft-charging operation. The rest of the duty cycle is 
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the transition modes which is equal 
1
16
. In case only a single level of PSC converter is 
designed, there will be two modes of operation  in the hard-charging operation whereas 
there will be four modes at its complete soft-charging operation. The duty cycle of the two 
modes is 
1
2
  in the hard-charging operation where this duty cycle reduces to 
3
8
  in the 
complete soft-charging. The duty cycle of the transition modes of the single stage PSC 
converter equals to 
1
8
. To generalize the duty cycles of each operation modes at different 
levels of PSC, each traditional mode has a duty cycle equal to 
3
2(2+𝑛)
 where it equals  
1
2(2+𝑛)
 
for the transition modes.  
 
4.4. Slow-switching limit impedance (𝑹𝒔𝒔𝒍) for split-phase operation  
The total output charge with respect to the input charge can be found in (2.18) 
𝑞𝑜𝑢𝑡,𝑡𝑜𝑡𝑎𝑙 = 𝑞𝑜𝑢𝑡
1,𝑎 + 𝑞𝑜𝑢𝑡
2,𝑎 + 𝑞𝑜𝑢𝑡
3,𝑎 + 𝑞𝑜𝑢𝑡
4,𝑎 + 𝑞𝑜𝑢𝑡
1,𝑏 + 𝑞𝑜𝑢𝑡
2,𝑏 + 𝑞𝑜𝑢𝑡
3,𝑏 + 𝑞𝑜𝑢𝑡
4,𝑏
      (4.5) 
The total output charge with respect to the input charge is 
𝑞𝑜𝑢𝑡,𝑡𝑜𝑡𝑎𝑙 = 𝑞𝑖𝑛 +
𝑞𝑖𝑛
3
 + 
𝑞𝑖𝑛
3
+ 
𝑞𝑖𝑛
3
 +𝑞𝑖𝑛 + 𝑞𝑖𝑛 + 𝑞𝑖𝑛 + 𝑞𝑖𝑛= 6𝑞𝑖𝑛        (4.6) 
Similar to section 2.1, determining the 𝑅𝑠𝑠𝑙_𝑠𝑝𝑙𝑖𝑡_𝑝ℎ𝑎𝑠𝑒  would go through the same 
process as in Chapter 2; however, in the split-phase technique, there are eight operation 
modes instead of four. By applying (2.15), the output charge multipliers of each mode can 
be found as following 
(𝑎𝑜𝑢𝑡
1,𝑎 + 𝑎𝑜𝑢𝑡
2,𝑎 + 𝑎𝑜𝑢𝑡
3,𝑎 + 𝑎𝑜𝑢𝑡
4,𝑎 +𝑎𝑜𝑢𝑡
1,𝑏 + 𝑎𝑜𝑢𝑡
2,𝑏 + 𝑎𝑜𝑢𝑡
3,𝑏 + 𝑎𝑜𝑢𝑡
4,𝑏 ) =
5
3
                  (4.7)     
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∑ 𝑉𝑐𝑖𝑎𝑖 =
𝑐𝑎𝑝𝑎𝑐𝑖𝑡𝑜𝑟𝑠
𝑎𝑐𝑖
1,𝑎𝑉𝑐𝑖
1,𝑎 + 𝑎𝑐𝑖
2,𝑎𝑉𝑐𝑖
2,𝑎 + 𝑎𝑐𝑖
3,𝑎𝑉𝑐𝑖
3,𝑎 + 𝑎𝑐𝑖
4,𝑎𝑉𝑐𝑖
4,𝑎 + 𝑎𝑐𝑖
1,𝑏𝑉𝑐𝑖
1,𝑏 + 𝑎𝑐𝑖
2,𝑏𝑉𝑐𝑖
2,𝑏
+ 𝑎𝑐𝑖
3,𝑏𝑉𝑐𝑖
3,𝑏 + 𝑎𝑐𝑖
4,𝑏𝑉𝑐𝑖
4,𝑏
 
                                                                                                              (4.8) 
Due to the periodic cycles,  
∆𝑉𝑖 = (𝑉𝑐𝑖
1,𝑎 − 𝑉𝑐𝑖
2,𝑎) = (𝑉𝑐𝑖
3,𝑎 = 𝑉𝑐𝑖
4,𝑎) = (𝑉𝑐𝑖
1,𝑏 − 𝑉𝑐𝑖
2,𝑏) = (𝑉𝑐𝑖
3,𝑏 = 𝑉𝑐𝑖
4,𝑏) and 
 (𝑎𝑐𝑖 = 𝑎𝑐𝑖
1,𝑎
= −𝑎𝑐𝑖
2,𝑎
 ), (𝑎𝑐𝑖 = 𝑎𝑐𝑖
3,𝑎
 =−𝑎𝑐𝑖
4,𝑎
), (𝑎𝑐𝑖 = 𝑎𝑐𝑖
1,𝑏
= −𝑎𝑐𝑖
2,𝑏
 ), and (𝑎𝑐𝑖 = 𝑎𝑐𝑖
3,𝑏
 
=−𝑎𝑐𝑖
4,𝑏
)  are assumed. By rewriting (2.24), with respect to the complete soft-charging 
operation, the 𝑅𝑠𝑠𝑙_𝑠𝑝𝑙𝑖𝑡_𝑝ℎ𝑎𝑠𝑒 is presented from (4.9) to (4.11) 
                                                
5
3
𝑉𝑜𝑢𝑡 + ∑ 4∆𝑉
𝑖𝑞𝑖 = 0𝑐𝑎𝑝𝑎𝑐𝑖𝑡𝑜𝑟𝑠                             (4.9) 
                                     
Where the capacitors’ voltage ripple is represented as ∆𝑉𝑖 = 𝑞𝑖/4𝐶𝑖, then by dividing by 
𝑞𝑜𝑢𝑡
2 then  
5𝑉𝑜𝑢𝑡
3𝑞𝑜𝑢𝑡
+ ∑
(𝑎𝑐,𝑖)
2
4𝐶𝑖 𝑓𝑠𝑤
𝑛𝑢𝑚𝑏𝑒𝑟 𝑜𝑓 𝐶
𝑖=1 = 0                                     (4.10) 
where 
𝑉𝑜𝑢𝑡
𝑞𝑜𝑢𝑡𝑓𝑠𝑤
= 𝑅𝑠𝑠𝑙  
𝑅𝑠𝑠𝑙 =
3
20
∑
(𝑎𝑐,𝑖)
2
𝐶𝑖 𝑓𝑠𝑤
𝑛𝑢𝑚𝑏𝑒𝑟 𝑜𝑓 𝐶
𝑖=1   (4.11) 
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Figure 4.3: The 1-to-4 PSC topology with an output LC filter. 
 
 
 
The complete soft-charging operation allows us to resize the capacitors; however, 
a small capacitor selection can result in a higher voltage ripple. To overcome the voltage’s 
ripple, an output LC filter can be added to the output stage of the PSC converter. Figure 8 
shows a 1-to-4 PSC with an output LC filter. 
4.5. Simulated results of the second order PSC converter at three different operation 
techniques  
The simulation design has been completed to determine the proposed split-phase 
control for the 1-to-4 PSC converter. The proposed split-phase control successfully 
supports the 1-to-4 PSC converter to achieve its complete soft-charging operation. Eight 
operation modes are approached in the following sequences: Mode 1-a, Mode 1-b, Mode 
2-a, Mode 2-b, Mode 3-a, Mode 3-b, Mode 4-a, and Mode 4-b in the soft-charging 
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operation. However, only four operation modes were possible by controlling them 
conventionally, Figure 4.1. The scheme needs eight switches and four capacitors to rate a 
40 V nominal output voltage with a supplied voltage of 10 V. Voltage stresses across the 
switches at either 0.25 𝑉𝑜𝑢𝑡 or 0.5 𝑉𝑜𝑢𝑡 . Due to the switches’ stresses and the rated output 
voltage, all eight switches are selected to rate 40 V. Direct comparisons among four 
operation techniques—which are hard-charging, incomplete soft-charging, complete soft-
charging-I and complete soft-charging-II—are presented in this section. In the hard-
charging approach, 𝐶1, 𝐶2, 𝐶𝑓1, and 𝐶𝑓2 are selected equally with a capacitance equal to 
188 µF. Corresponding to (3.12), 𝐶𝑓1 and 𝐶𝑓2 have the lowest voltage change; 𝐶1, and 𝐶2 
have the highest voltage change. Hence by using (3.13) 𝐶1, 𝐶2, 𝐶𝑓1 and 𝐶𝑓2 are selected 
differently (sections 3.2 and 4.2). In the incomplete soft-charging and complete soft-
charging-I operations, 𝐶1 and 𝐶2 have a size equal to half of the  𝐶𝑓1 and  𝐶𝑓2 as in Table 
4.1, which are 90 µF and 188 µF, respectively. Due to the switching dead time, the 
proposed split-phase control allows for more decrease of 𝐶1, 𝐶2, 𝐶𝑓1 and  𝐶𝑓2 sizes. The 
converter with reduced capacitors is referred to as a complete soft-charging-II in Table 2. 
Reducing the capacitor size results in a lower output impedance. Figure 4.4 shows the 
output impedance versus the switching frequency at hard-charging, incomplete soft-, and 
complete soft-charging-II. It can be clearly seen that the output impedance eventually 
decreases at a higher switching frequency selection.  
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Figure 4.4: Simulation output impedance of the 1-to-4 PSC converter vs the switching 
frequency at three charging methods: hard-charging, incomplete soft-charging, complete 
soft-charging II. 
 
 
However, unlike the hard-charging operation, applying the complete soft-charging-II 
technique keeps the output impedance almost constant at varied switching frequencies. 
Having an almost constant output impedance means the 1-to-4 PSC converter participates 
the FSL limits at a lower 𝑓𝑠𝑤. Moreover, the split-phase control helps to eliminate the 
voltage mismatch between any two parallel capacitors. The voltage mismatch between 
𝑉𝐶𝑓2 − 𝑉𝐶2 and 𝑉𝐶𝑓2 − 𝑉𝑖𝑛 has been recovered by applying split-phase control as in Figure 
4.5 and Figure 4.6. In addition to eliminating the voltage mismatch, the complete soft-
charging removes the current transient in the flying capacitors as in Figure 4.7.  
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Figure 4.5: Capacitor voltage mismatch during hard-charging between 𝑉𝐶𝑓2 − 𝑉𝐶2 and 
𝑉𝐶𝑓2 − 𝑉𝑖𝑛. 
 
Figure 4.6: The elimination of the capacitor voltage mismatch during complete soft-
charging II between 𝑉𝐶𝑓2 − 𝑉𝐶2 and 𝑉𝐶𝑓2 − 𝑉𝑖𝑛. 
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The decrease of the output impedance and the dead time switching should effectively 
recover the fundamental efficiency. However, reducing capacitor size causes an undesired 
higher output voltage ripple. To overcome the output voltage ripple, an output 𝐿𝐶 filter 
was added to the PSC converter as presented in Figure 4.3. (4.12), shows an equation to 
determine 𝐿 where 𝐶 is the equivalent capacitance in the 1-to-4 PSC converter [44][56].  
𝑓𝑠𝑤 ≥
1
2𝜋√𝐿𝐶
  (4.12) 
Figure 4.8 shows the 1-to-4 PSC efficiency against the 𝐼𝑜𝑢𝑡 in four compared 
operations. The highest achieved efficiency occurs at the complete soft-charging-II with 
the 𝐿𝐶 filter insertion. Adding the 𝐿𝐶 filter could decrease the efficiency; however, this 
reduction is small compared to the high increase of the efficiency by using the soft-
charging-II operation.  
 
Table 4.1: Simulation parameters of PSC to operate in hard- and soft-charging  
Parameter Value 
𝑽𝒊𝒏 10 V 
𝒇𝒔𝒘 200 KHz 
𝑪𝟏, 𝑪𝟐, 𝑪𝒇𝟏𝑪𝒇𝟐,𝒉𝒂𝒓𝒅−𝒄𝒉𝒂𝒓𝒈𝒊𝒏𝒈 188 µF 
𝑪𝒇𝟏, 𝑪𝒇𝟐𝒄𝒐𝒎𝒑𝒍𝒆𝒕𝒆 𝒔𝒐𝒇𝒕−𝒄𝒉𝒂𝒓𝒈𝒊𝒏𝒈−𝑰 𝒂𝒏𝒅 𝒊𝒏𝒄𝒐𝒎𝒑𝒍𝒆𝒕𝒆 𝒔𝒐𝒇𝒕−𝒄𝒉𝒂𝒓𝒈𝒊𝒏𝒈
 94 µF 
𝑪𝒇𝟏, 𝑪𝒇𝟐𝒄𝒐𝒎𝒑𝒍𝒆𝒕𝒆 𝒔𝒐𝒇𝒕−𝒄𝒉𝒂𝒓𝒈𝒊𝒏𝒈−𝑰 𝒂𝒏𝒅 𝒊𝒏𝒄𝒐𝒎𝒑𝒍𝒆𝒕𝒆 𝒔𝒐𝒇𝒕−𝒄𝒉𝒂𝒓𝒈𝒊𝒏𝒈
 188 µF 
𝑪𝟏, 𝑪𝟐−𝒄𝒐𝒎𝒑𝒍𝒆𝒕𝒆 𝒔𝒐𝒇𝒕−𝒄𝒉𝒂𝒓𝒈𝒊𝒏𝒈−𝑰𝑰 20 µF 
𝑪𝒇𝟏, 𝑪𝒇𝟐−𝒄𝒐𝒎𝒑𝒍𝒆𝒕𝒆 𝒔𝒐𝒇𝒕−𝒄𝒉𝒂𝒓𝒈𝒊𝒏𝒈−𝑰𝑰
 40 µF 
𝑪𝒐−𝒉𝒂𝒓𝒅−𝒄𝒉𝒂𝒓𝒈𝒊𝒏𝒈 200 µF 
L of LC filter 50 nH 
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Figure 4.7: The current waveform of 𝐶𝑓2 showing the transient in the hard-charging was 
eliminated by applying the complete soft-charging II. 
 
Figure 4.8: The PSC converter efficiency vs the rated power at different operation 
techniques: hard-charging, incomplete soft-charging, complete soft-charging I, and 
complete soft-charging II (with LC filter). 
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4.6 Numerical example  
In this section a comparison between the hard-charging operation  as in (2.27) and 
complete soft-charging operation as in (4.11) in 𝑅𝑠𝑠𝑙  at three different causes 
 
𝑅𝑠𝑠𝑙 =
1
6
∑
(𝑎𝑐,𝑖)
2
𝐶𝑖 𝑓𝑠𝑤
𝑛𝑢𝑚𝑏𝑒𝑟 𝑜𝑓 𝐶
𝑖=1                                                 (2.27) 
 
𝑅𝑠𝑠𝑙 =
3
20
∑
(𝑎𝑐,𝑖)
2
𝐶𝑖 𝑓𝑠𝑤
𝑛𝑢𝑚𝑏𝑒𝑟 𝑜𝑓 𝐶
𝑖=1                                                 (4.11) 
 
Where the total multipliers charge (∑ (𝑎𝑐,𝑖)
2𝑛𝑢𝑚𝑏𝑒𝑟 𝑜𝑓 𝐶
𝑖=1  ) at the hard-charging 
operation equals 
5
2
 where it is 
5
18
 for the proposed soft-charging operation.  
Case I:  𝐶𝑖  and 𝑓𝑠𝑤 in (2.27) are equal 𝐶𝑖  and 𝑓𝑠𝑤 in (4.11) respectively. 
Case II: 𝐶𝑖  in (2.27) is equal 𝐶𝑖  in (4.11) whereas 𝑓𝑠𝑤 in (2.27) is double 𝑓𝑠𝑤   in 
(4.11)   
Case III: 𝑓𝑠𝑤 in (2.27) is equal  𝑓𝑠𝑤   in (4.11) whereas 𝐶𝑖in (2.27) is 4𝐶𝑖   in (4.11)   
 In case I, the soft-charging operation effectively deceases 𝑅𝑠𝑠𝑙  at same values of 𝐶𝑖  
and 𝑓𝑠𝑤. The 𝑅𝑠𝑠𝑙  at the soft-charging operation is only 10% of the 𝑅𝑠𝑠𝑙  at the hard-
charging operation where it is only 20% and 40 % in case II and case III respectively.  
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Charging operation 𝑹𝒔𝒔𝒍 (𝒂𝒄,𝒊)𝟐 Same values of 
𝑪𝒊 𝒇𝒔𝒘 
 
Hard-charging operation 
1
6
∑
(𝑎𝑐,𝑖)
2
𝐶𝑖  𝑓𝑠𝑤
𝑛𝑢𝑚𝑏𝑒𝑟 𝑜𝑓 𝐶
𝑖=1
 
5
2
 
1-Incomplete soft-
charging operation 
(Case II) achieves 
(44.5% Reduction)  
2-Complete soft-
charging operation 
(Case II) achieves 
(88% Reduction) 
 
Incomplete soft-charging operation 
(Case I) 
1
6
∑
(𝑎𝑐,𝑖)
2
𝐶𝑖  𝑓𝑠𝑤
𝑛𝑢𝑚𝑏𝑒𝑟 𝑜𝑓 𝐶
𝑖=1
 
25
18
 
 
Complete soft-charging operation  
(Case II) 
3
20
∑
(𝑎𝑐,𝑖)
2
𝐶𝑖  𝑓𝑠𝑤
𝑛𝑢𝑚𝑏𝑒𝑟 𝑜𝑓 𝐶
𝑖=1
 
5
18
 
Table 4.2: A comparison among three charging operations in output impedance 
calculations. 
 
4.7 A simulated result of two-level PSC by using EMTP-RV software and LTspice  
To validate the simulated result of the second order PSC converter, the EMTP-RV 
simulator was used, and the results were compared with LTspice simulator results. The 
simulated parameters of the LTspice design and EMTP-RV are presented in Table 4.3. 
Both simulators show almost an exact output voltage at first and second order of the PSC 
converter as in Figure 4.9 . In addition to the output voltage comparison, a simulated 
efficiency comparison is presented in Figure 4.10. The hard-charging operation technique 
is the chosen operation technique at which the efficiency was calculated as in Figure 4.10. 
The elimination of the current transient is one of the advantages of applying the complete 
soft-charging operation. Figure 4.11 shows a current waveform of 𝐶𝑓1 at hard-charging 
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operation. It clearly can be seen that the current waveform contains a transient which can 
be recovered by applying soft-charging operation Figure 4.12. Both LTspice and EMTP-
RV software have proven the ability of complete soft-charging to eliminate the current 
transient.  
Parameter Value 
𝑽𝒊𝒏 10 V 
𝒇𝒔𝒘 200 KHz 
𝑪𝒇𝟏𝑪𝒇𝟐 188 µF 
𝑪𝟏𝑪𝟐 94 µF 
𝑹𝑳 20 
Switches  IPB075N04L 
Table 4.3: Simulation parameters of LTspice and EMTP-RV simulators 
 
Figure 4.9: The input and output voltages of a 1-to-4 and 1-to-2 of the proposed PSC 
converter by using LTspice and EMTP-EV simulators. 
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Figure 4.10: The efficiency of a 1-to-4 and 1-to-2 of the proposed PSC converter by using 
LTspice and EMTP-EV simulators. 
 
Figure 4.11: The current transient at  𝐶𝑓2 hard-charging operation  by using LTspice and 
EMTP-EV simulators. 
 
 61 
 
Figure 4.12: The current transient at 𝐶𝑓2 is eliminated at complete soft-charging operation 
by using LTspice and EMTP-EV simulators. 
  
 62 
 
 
 
CHAPTER FIVE: PSC CONVERTER APPLICATION FOR HIGH GAIN 
PROVISION 
5.1 Introduction  
Due to traditional gas resource limits, renewable energy has promised to meet the 
needs of the electricity demand.  Sustainability goals related to renewable energy, such as 
wind energy and solar energy, encourage hundreds of research projects. However, since 
most renewable power produces low output, it has limited applications. For instance, 
photovoltaic cells usually produce an output voltage less than 24 V which could not power 
the usage of daily appliances. To expand renewable energy’s application, DC-DC boost 
converters are recommended to optimize. The DC-DC boost converter is typically 
classified as either isolated or non-isolated. Inserting a power transformer into a DC-DC 
boost converter to form the isolated type increases the output voltage at a low duty cycle. 
Furthermore, having more than one switch in the isolated boost converter has been 
mentioned as a complicating aspect, and   increasing voltage by using a non-isolated 
conventional boost converter is limited by switch voltage stress at a high duty cycle. Low 
voltage gain has also been marked as a dominant drawback of the conventional non-
isolated converter. To increase the voltage gain of the DC-DC boost converter at a limited 
duty cycle, a multilevel boost converter (MBC) is recommended. The MBC works 
similarly to the conventional DC-DC boost converter; however, more than one output level 
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is added. The output levels (N) directly amplify the conversion ratio of the MBC at low 
duty cycle. The MBC builds up with a single inductor, a single switch, 2N-1 capacitors, 
2N-1 diodes, and an output load [4][57-60]. Having such a high voltage conversion ratio 
with a non-isolated DC-DC voltage appears to be the most dominant advantage of MBC. 
Switch voltage stress has been regarded as an important parameter due to the switch 
singularity. Many studies have designed switched inductor models instead of input 
inductors to improve the conversion ratio [61-72]. However, most studies do not focus on 
the switch voltage stress as researchers aim to improve the voltage gain only as in [61-63]. 
However, some designs in addition to voltage gain improvement, they focus on 
maintaining the voltage stress of the switch [73-84]. In this chapter, a non-isolated switched 
inductor MBC achieves a high voltage conversion ratio and reduces the switch voltage 
stress. This work was successfully completed in a MATLAB/SIMULINK simulator, and 
the results were compared to two other MBC models, the first compared MBC has a single 
inductor as in [85-88] where the second MBC contains a switched-inductor with two 
inductors as in [89-91].   
 
Figure 5.1:  The MBC with the proposed switched inductor 
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Figure 5.2:  Steady state waveforms in CCM with 𝐿1equal 𝐿2 and 𝐿3. 
 
 
 
Figure 5.3:  Mode 1 of the proposed three level MBC when S is on. 
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5.2 The proposed design MBC with switched inductor model  
The proposed MBC is non-isolated with three levels (Figure 5.1). The design 
contains a 4N-1 diode, three inductors, 2N-1 capacitors, and a switch (S) which has been 
chosen to be a MOSFET. The output capacitors are connected parallel to the output load.  
 
5.3 Modes of operation of MBC 
    Since the converter, which has one switch, operates in a continuous conduction 
mode (CCM) (Figure 5.2), two modes of operation are possible. The switch states form 
these two operation modes. The switch is on in Mode 1 and off in Mode 2. 
 
5.3.1 Mode 1 
During Mode 1, 𝐿1, 𝐿2, and 𝐿3 are charged by the input source 𝑉𝑖𝑛 over 𝐷6, 𝐷7, 𝐷9 
and 𝐷11 (Figure. 5.3). Since 𝐶1, 𝐶3 and 𝐶5  are assumed to be charged, then 𝐷1, 𝐷3 and 𝐷5 
are in an inverse biased state. Meanwhile, as 𝐿1, 𝐿2, 𝐿3 are charged, 𝐷2 is forward biased 
which permits 𝐶1 to charge 𝐶2. As 𝐶1 charges 𝐶2  to an equivalent voltage, 𝐷2 shuts down 
and  𝐷4 is activated.  𝐷4 will remain on until voltage across 𝐶1 and 𝐶3 equals voltage across 
𝐶2 and 𝐶4. This voltage distribution represents the end of the first mode.  
 
5.3.2 Mode 2 
In this mode, S is off, 𝐷1, 𝐷8 and 𝐷10 are on. Turning 𝐷8 and 𝐷10 on initiates a 
series of connections between 𝐿1, 𝐿2, and 𝐿3 leading to discharge into 𝐶1 through 𝐷1. 
Once  𝐶1 is fully charged, 𝐷1  becomes reverse biased while 𝐷3  becomes forward biased. 
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Once active, 𝐷3 leads to charge 𝐶3 until it is full. Since the voltage across 𝐶1 and 𝐶3 
equals the voltage across 𝐶2 and 𝐶4, 𝐷5 remains on until 𝐶1, 𝐶3 and 𝐶5 are fully charged, 
marking the end of the second mode (Figure. 5.4).   
 
5.4 Analysis of the proposed switched inductors boost converter   
As previously mentioned, an MBC is simply a conventional boost converter with 
voltage multipliers added to its output. The three inductors 𝐿1, 𝐿2 and 𝐿3 are assumed to 
be ideal. Since 𝐿1, 𝐿2 and 𝐿3 have a parallel connection in Mode 1, they exhibit a voltage 
drop equal to 𝑉𝑖𝑛 (5.1).  
 
                                  𝑉𝑖𝑛 = 𝑉𝐿1 = 𝑉𝐿2 = 𝑉𝐿3                                                   (5.1) 
                                    𝐼𝑐 =
−𝑉𝑜𝑢𝑡
𝑅𝐿
                                                             (5.2) 
where 𝑉𝑜𝑢𝑡 and  𝑅𝐿 are the load voltage and resistor. In Mode 2, S is off and 𝐿1, 
𝐿2 and 𝐿3 have a series connection. 
 
𝑉𝑖𝑛 = 𝑉𝐿1 + 𝑉𝐿2 + 𝑉𝐿3 + 𝑉𝑜𝑢𝑡                                            (5.3) 
 
since 𝐿1, 𝐿2 and 𝐿3 are identical, they will be charged equally.  
 𝑉𝑖𝑛 = 𝑉𝐿1 + 𝑉𝐿2 + 𝑉𝐿3 + 𝑉𝑜𝑢𝑡                                                       (5.4) 
3𝑉𝐿 = 𝑉𝐿1 + 𝑉𝐿2 + 𝑉𝐿3                                                             (5.5) 
rewrite (5.4) into (5.5) to get (5.6) 
𝑉𝑖𝑛 = 3𝑉𝐿 + 𝑉𝑜𝑢𝑡                                                                (5.6) 
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Figure 5.4:   Mode 2 of the proposed three-level MBC when S is off 
 
                                                          𝑉𝐿 =
𝑉𝑖𝑛−𝑉𝑜𝑢𝑡
3
                                                        (5.7) 
 
When applying the inductor voltage’s second balance to (5.1) and (5.7) to conclude 
voltage gain of the proposed model, 
                 
                                                    𝐷𝑉𝑖𝑛 = −(1 − 𝐷)(
𝑉𝑖𝑛−𝑉𝑜𝑢𝑡
3
)                (5.8) 
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by simplifying (5.8), converter gain in the conventional form equals  
 
                                     
𝑉𝑜𝑢𝑡
𝑉𝑖𝑛
=
2𝐷+1
1−𝐷
                                                         (5.9) 
 
To write the proposed converter in MBC form, multiple (5.9) by N [85] 
 
                                
𝑉𝑜𝑢𝑡
𝑉𝑖𝑛
=
𝑁(2𝐷+1)
1−𝐷
                                                         (5.10) 
 
where N is the number of the converter levels.  
To calculate 𝐼𝐿 which represents the total currents of  𝐼𝐿1, 𝐼𝐿2, 𝑎𝑛𝑑  𝐼𝐿3,   
 
                          𝑃𝑜𝑢𝑡 = 𝑃𝑖𝑛                                                                  (5.11) 
 
 
(5.11) can be understood as (5.12) 
 
                        𝐼𝑜𝑢𝑡𝑉𝑜𝑢𝑡 = 𝐼𝑖𝑛𝑉𝑖𝑛                                                        (5.12) 
 
where 𝐼𝑖𝑛 is the input current of the boost converter 
                                    𝐼𝐿=(
𝑉𝑜𝑢𝑡(2𝐷+1)
 𝑅𝐿(1−𝐷)
)                                                 (5.13) 
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MBC model in [85-88] 𝑉𝑜𝑢𝑡
𝑉𝑖𝑛
=
𝑁
1 − 𝐷
 
MBC model in [89-91] 𝑉𝑜𝑢𝑡
𝑉𝑖𝑛
=
𝑁(𝐷 + 1)
1 − 𝐷
 
The proposed MBC 𝑉𝑜𝑢𝑡
𝑉𝑖𝑛
=
𝑁(2𝐷 + 1)
1 − 𝐷
 
Table 5.1: Conversion ratio of three different MBC types at ideal components assumption. 
 
 
Figure 5.5:  𝐼𝑖𝑛with the duty cycle, shows 𝐿1, 𝐿2 and 𝐿3 parallel and series connections. 
 
 
 
Input Voltage (V) 12 
Inductors ( 𝑳𝟏 =  𝑳𝟐 =  𝑳𝟑) 1 mH 
Capacitors 220 F 
Load 200  
Duty Cycle 75% 
Table 5.2: Design Parameters Calculated by [70] 
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5.5 A comparison between the proposed MBC and two other MBC topologies 
The MATLAB SIMULINK software was used to study the principles of the 
proposed converter. The proposed MBC converter was compared to two similar MBC 
models as in [85-88] and [89-91]. The comparison among the three models was based on 
the voltage gain and the switch voltage stress. In [85-88] MBC was design with a single 
input inductor, where in [89-91] a switched inductor model was used instead of the input 
inductor. The suggested converter, which is supplied by 12V, has three voltage multipliers. 
The duty cycle was chosen to be 75% at a 50-kHz switching frequency (𝒇𝒔𝒘). The operation 
of the MBC model’s three input inductors includes a parallel connection in conduction 
mode where the inductors take a series connection in discharging mode as in Figure 5.5. In 
Figure 5.5 the total current of 𝐿1, 𝐿2 and 𝐿3 which is 𝐼𝑖𝑛 takes a pulse waveform that is 
similar to the gate drive signal (𝑉𝑔).  The identical phase between 𝐼𝑖𝑛 and 𝑉𝑔 suggests that 
a parallel and series connection of 𝐿1, 𝐿2 and 𝐿3 in charging and discharging modes 
respectively is appropriate.  Figure. 5.6 portrays the voltage gain versus the duty cycle of 
the three compared converters. The voltage gain is proportional to the duty cycle in any 
one of the three models; however, the highest value could be achieved when the proposed 
MBC is used. Figure 5.7 shows a relationship between the voltage gain and the switch 
voltage stress between 4 to 15 voltage gains of the three compared converters. The 
proposed converter has shown a tendency to reduce the switch voltage stress more 
effectively than the other two compared converters. Apart from the reduction on the switch 
voltage stress, the proposed converter successfully improves the voltage gain.  Figure 5.8 
represents the 𝑉𝑜𝑢𝑡 of the three compared converters where the proposed converter outputs 
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280 V while [94-96] and [89-93] output 130 V and 210 V respectively. Figure 5.9 illustrates 
𝐼𝑜𝑢𝑡 which has the highest value when the proposed converter was used. In [85-88] and 
[89-91] 𝐼𝑜𝑢𝑡 was found to be 0.7 and 1 A, respectively; however, it was recorded to be 
around 1.4 A of the novel model. The increase of  𝐼𝑜𝑢𝑡 is a result of the voltage gain 
improvement. Since both  𝑉𝑜𝑢𝑡  and 𝐼𝑜𝑢𝑡 of the proposed model have shown increases, the 
converter rated power is increased as shown in Figure 5.10.  
 
 
Figure 5.6:  Duty cycle vs conversion ratio of the three MBC types 
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Figure 5.7: Switch voltage stress versus voltage gain of proposed converter and 
compared, [85- 88] and [89-91] between 4 to 15 voltage gains. 
 
Figure 5.8:  𝑉𝑜𝑢𝑡of the three compared MBC types 
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Figure 5.9:  𝐼𝑜𝑢𝑡of the three compared MBC types 
 
Figure 5.10:  𝑃𝑜𝑢𝑡of the three compared MBC types 
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5.6 Using a PSC converter as a voltage multiplier for a DC-to-DC switched-inductor 
boost converter  
To meet the needs of electricity demand, renewable energy has promised to support 
traditional gas resources. Due to its sustainability goals, renewable energy, such as wind or 
solar power, inspire hundreds of research projects. The applications’ limit of renewable 
power is related to a low power production which could not power the daily usage of 
appliances. Expanding renewable energy’s application can be completed by DC-to-DC 
boost converters, which step up the renewable output power.  
Isolated or non-isolated are two types that categorize DC-to-DC boost converters. 
The isolated boost converter category has a power transformer that divides the DC-to-DC 
boost converter into primary and secondary sides. The power transformer’s insertion aims 
to increase the voltage gain; however, it could cause an electromagnetic interference. 
Furthermore, the power transformer reduces the power density due to its bulky size. As an 
alternative substitution of the isolated DC-DC boost converter is a non-isolated 
conventional boost converter. The non-isolated boost converter steps up the voltage by 
controlling the switch at a specified duty cycle. The duty cycle is proportionally related to 
the voltage gain; however, it is limited by switch voltage stress. As a result, a voltage gain’s 
limit has been marked as a major drawback of the conventional non-isolated boost 
converter. To increase the voltage gain, adding a voltage multiplier to the output of the DC-
to-DC boost converter, which is known as a multilevel boost converter (MBC), is 
recommended. Unlike to the conventional DC-to-DC boost converter, the MBC helps to 
amplify the conversion ratio at a low duty cycle. A single inductor, a single switch, 2N-1 
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capacitors, 2N-1 diodes, and an output load are the required components for designing the 
MBC. 
On the other hand, the MBC is not ideal or without issues. For instance, the MBC 
fails to achieve the actual regulated voltage at a high duty cycle. The reason for that is 
having a high duty cycle means a low charging time; as a result, the output capacitors could 
not charge completely. Moreover, adding more diodes to increase the voltage gain could 
affect the fundamental efficiency. In this chapter, we have cascaded the proposed power 
switched-capacitor converter (PSC) [27-28] to a boost converter. The proposed converter 
(PSC-boost) works similarly to the MBC; however, the switched capacitors or voltage 
multipliers are located in the input source. Using SC cells has proven a strength to improve 
the voltage gain of the boost converter [91-96]. Furthermore, instead of using 
uncontrollable switches (diodes), the PSC-boost contains fully controllable switches 
(MOSFET) to complete the output capacitors’ charging and discharging processes. 
Choosing switches instead of diodes might increase the cost however, that would expand 
the boost converter applications. For instance, instead of using a boost converter for low 
power application, it can be suitable for high power application such as PV system. A 
switched inductor model proposed in [97] has been used instead of the boost side’s 
inductor. The PSC-boost shows the ability to achieve a high voltage gain at a high duty 
cycle. In addition to the high gain achievement, the PSC-boost is more efficient than the 
MBC converter. The MA TLAB/SIMULINK simulator was used to successfully complete 
the results of this section. 
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Figure 5.11: The 4-level MBC converter: 
 
5.7 Analysis of the proposed switched inductors model by using PSC cells as voltage 
multipliers 
The proposed PSC-boost converter is simply a PSC switched-capacitor converter 
that cascaded to a non-isolated boost converter. Similar to the MBC converter, the proposed 
model contains capacitors’ multiplier cells. Using either diodes or MOSFETs allows 
capacitors of the multiplier cells to charge and discharge. To control capacitors’ charging 
and discharging process, diodes are used in the MBC while MOSFETs are used in the PSC-
boost converter [98][99]. The multiplier cells in the MBC converter are connected to the 
output side of the conventional boost converter whereas they are connected to its input side 
in the PSC-boost converter. In the PSC-converter, a switched inductor model that proposed 
in [97] is inserted instead of the single inductor.  The PSC-boost contains five switches, 
five capacitors, seven diodes, and three inductors (Figure 5.12).  
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 Figure 5.12: The 2 levels of the proposed PSC-boost converter proposed in [100]. 
 
5.8 Modes of operation of PSC-boost converter  
Due to the control diagram in Figure 5.13-a, the switches S1 to S8 are controlled by 
a switching frequency that is double the switching frequency of  S-boost , which allows 
eight modes of operation to occur. The output voltage of the PSC converter has been 
regulated by switches’ states that allow capacitors’ charging and discharging. During 
Mode-1 to Mode-4,  S-boost is on, then 𝐿1, 𝐿2, and 𝐿3 are charged by the output of the 
PSC converter over 𝐷1, 𝐷3, 𝐷4 and 𝐷6 as in Figure 5.13-a. During Mode-5 to Mode-8, S-
boost  is off, and as a result D2, D5 and D7 are conducting, and then 𝐿1, 𝐿2, and 𝐿3 have 
a series connection. Having a series connection of 𝐿1, 𝐿2, and 𝐿3 allows the output 
capacitor to charge.  
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a) Operation modes 
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b) Control diagram 
 Figure 5.13: a) The operation modes of the PSC-boost converter. b) Timing diagram of 
the PSC-boost converter. 
 
5.9 Analysis of the PSC-boost converter  
As previously mentioned, a PSC converter output voltage is simply the input 
voltage of the  switched-inductor boost converter. The three inductors 𝐿1, 𝐿2 and 𝐿3 are 
assumed to be ideal and equal. Since 𝐿1, 𝐿2 and 𝐿3 have a parallel connection during Mode-
1 to Mode-4, they exhibit a voltage drop equal to 𝑉𝑖𝑛 (5.14).  
                         𝑉𝑖𝑛 = 𝑉𝐿1 = 𝑉𝐿2 = 𝑉𝐿3                                                (5.14) 
 
                                  𝐼𝑐 =
−𝑉𝑜𝑢𝑡
𝑅𝐿
                                                             (5.15) 
 
where 𝑉𝑜𝑢𝑡 and  𝑅𝐿 are the load voltage and resistor. During Mode-5 to Mode-8, S-
boost is off, and 𝐿1, 𝐿2 and 𝐿3 have a series connection. 
                   𝑉𝑖𝑛 = 𝑉𝐿1 + 𝑉𝐿2 + 𝑉𝐿3 + 𝑉𝑜𝑢𝑡                                           (5.16) 
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since 𝐿1, 𝐿2 and 𝐿3 are identical, they will be charged equally.  
           𝑉𝑖𝑛 = 𝑉𝐿1 + 𝑉𝐿2 + 𝑉𝐿3 + 𝑉𝑜𝑢𝑡                                                   (5.17) 
                                3𝑉𝐿 = 𝑉𝐿1 + 𝑉𝐿2 + 𝑉𝐿3                                            (5.18) 
rewrite (5.17) into (5.18) to get (5.19) 
                       𝑉𝑖𝑛 = 3𝑉𝐿 + 𝑉𝑜𝑢𝑡                                                             (5.19) 
                        𝑉𝐿 =
𝑉𝑖𝑛−𝑉𝑜𝑢𝑡
3
                                                                   (5.20) 
 
When applying the inductor voltage’s second balance to (5.14) and (5.20) to 
conclude voltage gain of the proposed model, 
                           𝐷𝑉𝑖𝑛 = −(1 − 𝐷)(
𝑉𝑖𝑛−𝑉𝑜𝑢𝑡
3
)                                         (5.21) 
 
by simplifying (5.21), converter gain in the conventional form equals  
                                   
𝑉𝑜𝑢𝑡
𝑉𝑖𝑛
=
2𝐷+1
1−𝐷
                                                        (5.22) 
Since 𝑉𝑖𝑛 of the input voltage of the switched-inductor boost converter is the output 
of the PSC converter, then  
 
                                           
𝑉𝑜𝑢𝑡
𝑉𝑜𝑢𝑡_𝑃𝑆𝐶
=
2𝐷+1
1−𝐷
                                                (5.23) 
 
                                           𝑉𝑜𝑢𝑡_𝑃𝑆𝐶 = 2
𝑁𝑉𝑖𝑛                                            (5.24) 
where N is the number of the converter stages.  
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By rewriting (5.23), the voltage gain of the PSC-boost converter can be represented 
as  
                         
𝑉𝑜𝑢𝑡
𝑉𝑖𝑛
=
2𝑁(2𝐷+1)
1−𝐷
                                                             (5.25) 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Table 5.3: A comparison between the proposed PSC-boost and the MBC converter. 
 
Parameter  PSC-boost MBC 
Input voltage      12     12 
Switching frequency of S-boost            100 kHz 100 kHz 
Switching frequency of S1 to S8 200 kHz — 
Diode type       MBRS240LT3        MBRS240LT3 
Switches type       IRFI540NPbF        IRFI540NPbF 
C1 to C7 94 uF    94 uF 
Cf1, Cf2 and Co 198 uF — 
Table 5.4: Simulation parameters of the PSC-boost and the MBC converter. 
 PSC-boost 
(2-level) 
MBC 
(4-level) 
Number of S 5 1 
Number of D 7 13 
Number of C 5 7 
Number of L 3 3 
Voltage gain 𝑉𝑜𝑢𝑡
𝑉𝑖𝑛
=
2𝑁(2𝐷 + 1)
1 − 𝐷
 
𝑉𝑜𝑢𝑡
𝑉𝑖𝑛
=
𝑁(2𝐷 + 1)
1 − 𝐷
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5.10 Simulated results and a comparison of PSC-boost and MBC converter   
The proposed converter’s principles were studied by using the MATLAB 
SIMULINK and the LTspice software. Figure 5.14 shows converter’s number of levels 
against the voltage gain of the PSC-boost converter and the MBC at a 50% duty cycle. 
Since the 2-level PSC-boost converter has a voltage gain equal to a 4-level MBC converter, 
a comparison between them is presented in this section. The two compared converters have 
same parameters as in Table 5.4. In the PSC-converter, two different switching frequencies, 
which are 200 kHz and 100 kHz, are chosen. The switches S1 to S8 operate at a 200 kHz 
switching frequency for a fixed duty cycle (50%) while 100 kHz is used for the S-boost 
switch. In the 4-level MBC converter, 100 kHz is used to operate the S-boost.  
One of the MBC converter’s issues was that it could not regulate the actual voltage 
at a high duty cycle. Figure 5.15 represents a comparison between the 2-level PSC-boost 
and the 4-level MBC in the ability of achieving a voltage gain closer to the actual voltage 
gain as in (5.25). It can be seen clearly, the 2-level PSC-boost has a higher achieved voltage 
gain than the 4-level MBC at a higher duty cycle. The reason for that is replacing the 
uncontrollable switches of the MBC converter’s voltage multipliers by fully controllable 
switches allows capacitors to charge and discharge comfortably. In addition to the voltage 
gain privilege, the 2-level PSC-boost converter has an output impedance less than the 4-
level MBC converter Figure 5.17. Having a low output impedance means a high-power 
density and a small converter size. Furthermore, the 2-level PSC-boost converter has a 
higher efficiency than the 4-level MBC converter. Figure 5.16 shows a comparison 
between them in the fundamental efficiency at a varied rated power.  
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Table 5.5 contains prices of each elements used in this section. The proposed design 
(2-level of PSC-boost) converter as in Figure 5.12 has a number of elements where their 
total cost is $14.715. At the same regulated voltage gain, the 4-level MBC would cost 
$10.925. The cost increase is a tradeoff improving the rated output power, thus the PSC-
boost converter’s applications would be expanded. Furthermore, the PSC-boost converter 
shows a higher achieved efficiency where the highest efficiency was 93.7 % at 270W where 
4-level of MBC only rated a 75W and achieved 89% efficiency. The 25% increase in the 
cost is a tradeoff increasing the efficiency by 5%.   
 
Table 5.5: Prices of each elements in Figure 5.11 and Figure 5.12 according to Digi-Key 
company.  
 
Element  Element Type Price of each element 
     Switch  IRFI540NPbF $1.76 
      Diode  MBRS240LT3 $0.45 
  Capacitors       94 uF $0.405 
Inductance       1mH $0.38 
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Figure 5.14: The number of levels against the voltage gain at 50% duty cycle of the MBC 
converter and the PSC-boost.  
 
 
 Figure 5.15: The duty cycle against the voltage gain of the 4-level MBC converter and the 
2-level PSC-boost.  
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Figure 5.16: The overall efficiency of the 2-level PSC boost and the 4-level-MBC. 
 
  
Figure 5.17: The output impedance of the 2-level PSC boost and the 4-level-MBC at a 
different switching frequency.  
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CHAPTER SIX: CONCLUSION AND FUTURE WORK 
6.1 Conclusion    
The SC converters have promised to be an alternative converter for the traditional 
DC-to-DC converters. The reason why SC converters are more preferable for small circuit 
integrations is that SC converters have a high-power density due to the absence of magnetic 
elements. However, designing a SC topology must meet some requirements such as a 
smaller number of elements and high efficiency. In addition to that, reducing the output 
impedance is another challenge for designing SC converters. In this work, a SC converter 
topology has been proposed with a smaller number of elements and a lower output 
impedance. The proposed PSC converter has shown higher efficiency achievement due to 
lower output impedance over other topologies.      
The proposed split-phase control allows the 1-to-4 PSC converter to operate in the 
complete soft-charging operation. The elimination of the current transient excellently 
increases both the efficiency and the power density. In addition to the output impedance 
reduction, the complete soft-charging operation leads to eliminating the voltage mismatch 
between any parallel capacitors. The complete soft-charging achievement helps to reduce 
the switching frequency requirement, which is essential for output impedance reduction. A 
theoretical analysis was successfully applied for resizing the capacitors in the soft-charging 
approach. Beyond the resizing approach, the theoretical analysis productively helps to 
calculate the duty cycles for each operation mode. The dead time of the proposed control 
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diagram is the main reason behind achieving superior efficiency due to smaller switching 
losses and lower output impedance. However, a lower capacitor size causes a higher output 
voltage ripple. An output LC filter was added to the 1-to-4 PSC converter to reduce the 
output voltage ripple. Adding the LC filter could cause a small loss; however, this loss is 
not effective to the efficiency which has been efficaciously increased by using the complete 
soft‐charging‐II technique.  
SC converters are usually used as voltage multiplier cells which are connected to 
the traditional non-isolated converter to improve the voltage gain. One of the best known 
SC converters to be used as voltage cells is the multilevel voltage cell. These multilevel 
cells are usually connected to the output side of the DC-to-DC boost converter without 
altering its primary side. This work also has implemented the MBC by proposing a 
switched-inductor model to be used instead of the single inductor in the design.  Since 
MBC has a single switch which is a pivotal component, the proposed switched-inductor 
design successfully helps reduce the switch voltage stress. In addition to the stress 
reduction, the proposed switched inductor MBC has shown an improvement in voltage gain 
which leads to increase 𝐼out ,DEF and rated output power. The simulated and theoretical results 
have shown some discrepancies which are related to the parasitic components of inductors, 
capacitors, and semiconductor elements. Two chosen models of switched inductor design 
as in [2][3] and [4][5] were compared with the proposed model. The three level MBC was 
supplied by 12 V at 50 kHz 𝒇𝒔𝒘 with a 75% duty cycle. In the proposed design, both 𝑉DEF 
and 𝐼DEF have successfully reached double increases as compared to [2][3], but with an 
appropriate 35% increment over a MBC in [4][5]. Since both 𝑉DEF and 𝐼DEF have increased, 
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then the output power of MBC will be increased as well. On the other hand, adding more 
components to the MBC is one of the proposed design drawbacks which could affect the 
efficiency.  
The switched-capacitors insertion into a boost converter was successfully 
completed in this work. Cascading a switched-capacitor converter to a traditional boost 
converter results in a new boost converter that works similarly to the MBC converter. A 
comparison between the 4-level MBC converter and 2-level PSC-boost converter was 
simulated by using a MATLAB/SIMULINK and LTspice. The proposed converter has a 
privilege over the MBC in the high voltage gain achievement at a higher duty cycle 
assumption. Due to uncontrollable switches (diodes) and the short switch’s time off, the 
output capacitors in the MBC converter fail to charge and discharge completely. The 
proposed converter contains a switched inductor model [14] participating as the inductor 
of the conventional boost converter. In addition to the higher voltage gain achievement, the 
PSC-boost converter has a higher achieved fundamental efficiency. Since the PSC- boost 
has a smaller number of components, it has a higher power density than the MBC converter.  
6.2 Future Work 
• As mentioned in section 3 and 4, the purpose behind using the soft-charging operation 
instead of soft-switching operation to improve the converter performance is because the 
soft-charging operation does not require any additional components. However, since both 
soft-switching and soft-charging techniques help to increase the efficiency and 
implement the output impedance, in this work applying the soft-charging to the PSC has 
only used and proven where the soft-switching technique needs to be investigated and 
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compared with it. The suggested future work based on using the soft-switching operation 
should be aware of the resonant element sizes in order to maintain the power density.   
• Investigation of the stability of the proposed PSC may be accomplished by studying the 
small signal analysis. In addition to that, a feedback control diagram is suggested to be 
designed for the two-stage PSC converter or for a higher order of the proposed converter.  
• The analysis and discussion of the proposed PSC was based on disregarding the parasitic 
components of the capacitors. The consideration of the parasitic components of the 
capacitors needs to be investigated and compared with experimental work.  In addition 
to that, a small signal analysis after considering the parasitic components of the capacitors 
is recommended.  
• In section 5.6 regarding applications, the proposed converter can be used for a renewable 
energy application such as in a PV system. The appropriateness of using the proposed 
converter in the renewable energy system needs to be investigated further.        
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